

THE SEMICONDUCTOR DATA BOOK SUPPLEMENT 2

This is the second supplement to the 2nd Edition of the Semiconductor Data Book originally published in August 1966. It is produced to keep an up-to-date listing of the most advanced semiconductor products.

Devices characterized in this supplement include only the type numbers introduced after the publication of the first supplement to the Semiconductor Data Book. For a complete compilation of all devices, use this Supplement in conjunction with the Data Book and Supplement I.

The information in this handbook has been carefully checked and is believed to be reliable; however, no responsibility is assumed for inaccuracies.

Copyright © 1967, Motorola, Inc.,
Semiconductor Products Division
August, 1967

CONTENTS

Indicated section numbers coincide with the section numbers in the Semiconductor Data Book in which other devices of the same type are characterized.

General Information	Section 1
Silicon Zener Diodes	Section 2
Current Regulators	
Silicon Rectifiers	Section 3
Thyristors and Triggers	Section 5
Silicon Controlled Rectifiers	
4-Layer Diodes	
Unijunction Transistors	
Power Transistors	Section 6
Switching and General Purpose Transistors	Section 8
RF Transistors	Section 9
Field-Effect Transistors	Section 10
Multiple and Special Devices	Section 11
Varactors	Section 12
Integrated Circuits	Section 13
Hardware	Section 14

IV

The following standard devices are now available as JAN units:

<u>Device Type Number</u>	<u>Description</u>	<u>Data Book Page Number</u>
JAN2N559-1	PNP Germanium Switching Transistor (Supplement 2)	8- 2
JAN2N559-2	PNP Germanium Switching Transistor (Supplement 2)	8- 2
JAN2N559-3	PNP Germanium Switching Transistor (Supplement 2)	8- 2
JAN2N703	NPN Silicon Switching Transistor	8- 8
JAN2N708	NPN Silicon Switching Transistor	8- 17
JAN2N718A	NPN Silicon Switching and Amplifier Transistor	8- 22
JAN2N916	NPN Silicon Switching and Amplifier Transistor	8- 45
JAN2N1613	NPN Silicon Switching and Amplifier Transistor	8- 22
JAN2N1711	NPN Silicon Switching and Amplifier Transistor	8- 22
JAN2N1893	NPN Silicon Switching and Amplifier Transistor	8- 70
JAN2N2369A	NPN Silicon Switching Transistor	8- 92
JAN2N2708	NPN Silicon Amplifier Transistor (Supplement 2)	8- 29
JAN2N2919	NPN Silicon Multiple Device	11- 7
JAN2N2920	NPN Silicon Multiple Device	11- 7
JAN2N3127	PNP Germanium Amplifier Transistor (Supplement 2)	9- 4
JAN2N3253	NPN Silicon Switching Transistor	8-147
JAN2N3444	NPN Silicon Switching Transistor	8-147
JAN2N3498	NPN Silicon Switching and Amplifier Transistor	8-161
JAN2N3499	NPN Silicon Switching and Amplifier Transistor	8-161
JAN2N3500	NPN Silicon Switching and Amplifier Transistor	8-161
JAN2N3501	NPN Silicon Switching and Amplifier Transistor	8-161
JAN2N3506	NPN Silicon Switching Transistor	8-167
JAN2N3507	NPN Silicon Switching Transistor	8-167
JAN2N3634	PNP Silicon Switching and Amplifier Transistor	8-178
JAN2N3635	PNP Silicon Switching and Amplifier Transistor	8-178
JAN2N3636	PNP Silicon Switching and Amplifier Transistor	8-178
JAN2N3637	PNP Silicon Switching and Amplifier Transistor	8-178
JAN2N3810	PNP Silicon Multiple Device (Supplement 2)	11- 20
JAN2N3811	PNP Silicon Multiple Device (Supplement 2)	11- 20

DEVICE INDEX

The following is an alpha-numerical list of the devices contained in this supplement.

Device Type	Page	Device Type	Page	Device Type	Page
1N91	11- 2	1N3909	3-10	2N1959	8-18
1N92	11- 2	1N3910	3-10	2N1990	8-20
1N93	11- 2	1N3911	3-10	2N2224	8-21
1N2163	2- 2	1N3912	3-10	2N2242	8-23
1N2163A	2- 2	1N3913	3-10	2N2322	5- 2
1N2164	2- 2	1N4001	3- 6	2N2323	5- 2
1N2164A	2- 2	1N4002	3- 6	2N2324	5- 2
1N2165	2- 2	1N4003	3- 6	2N2325	5- 2
1N2165A	2- 2	1N4004	3- 6	2N2326	5- 2
1N2166	2- 2	1N4005	3- 6	2N2410	8-25
1N2166A	2- 2	1N4006	3- 6	2N2476	8-27
1N2167	2- 2	1N4007	3- 6	2N2477	8-27
1N2167A	2- 2	1N4933	3-10	2N2646	5-31
1N2168	2- 2	1N4934	3-10	2N2647	5-31
1N2168A	2- 2	1N4935	3-10	2N2652	11- 4
1N2169	2- 2	1N4936	3-10	2N2652A	11- 4
1N2169A	2- 2	1N4937	3-10	JAN2N2708	8-29
1N2170	2- 2	1N5150A	12- 2	2N2710	8-33
1N2170A	2- 2	1N5152A	12- 2	2N2720	11- 6
1N2171	2- 2	1N5153A	12- 2	2N2721	11- 6
1N2171A	2- 2	1N5155A	12- 2	2N2722	11- 8
1N3491	3- 2	1N5156	12- 4	2N2723	11-10
1N3492	3- 2	1N5157	12- 4	2N2724	11-10
1N3493	3- 2	1N5221		2N2725	11-10
1N3494	3- 2	thru	2- 4	2N2785	11-12
1N3495	3- 2	1N5281		2N2845	8-35
1N3879	3-10	1N5283		2N2846	8-35
1N3880	3-10	thru	2-10	2N2847	8-35
1N3881	3-10	1N5314		2N2848	8-35
1N3882	3-10	JAN2N559-1	8- 2	2N2857	9- 2
1N3883	3-10	JAN2N559-2	8- 2	2N3009	8-37
1N3889	3-10	JAN2N559-3	8- 2	2N3010	8-39
1N3890	3-10	2N699	8- 6	2N3011	8-41
1N3891	3-10	2N702	8- 8	2N3013	8-37
1N3892	3-10	2N703	8- 8	2N3014	8-37
1N3893	3-10	JAN2N703	8- 8	2N3015	8-43
1N3899	3-10	2N709	8- 9	2N3053	8-45
1N3900	3-10	2N721	8-11	2N3127	9- 4
1N3901	3-10	2N731	8-13	JAN2N3127	9- 4
1N3902	3-10	2N743	8-14	2N3210	8-46
1N3903	3-10	2N1708	8-16	2N3211	8-48


— Numerical Index —

Device Type	Page	Device Type	Page	Device Type	Page
2N3299	8-50	2N4279	6- 6	2N4975	11-28
2N3300	8-50	2N4280	6- 6	2N5060	5-18
2N3301	8-50	2N4281	6- 6	2N5061	5-18
2N3302	8-50	2N4282	6- 6	2N5062	5-18
2N3423	11-14	2N4283	6- 6	2N5063	5-18
2N3424	11-14	2N4398	6-10	2N5086	8-66
2N3425	11-16	2N4399	6-10	2N5087	8-66
2N3515	11-18	2N4441	5-16	2N5088	8-70
2N3518	11-18	2N4442	5-16	2N5089	8-70
2N3796	10- 2	2N4443	5-16	AF239	8-74
2N3797	10- 2	2N4444	5-16	MC312A	13- 3
2N3800		2N4851	5-35	MC316	13- 5
thru	11-20	2N4852	5-35	MC317	13- 6
2N3817		2N4853	5-35	MC318	13- 7
JAN2N3810	11-20	2N4870	5-39	MC660P	13- 8
JA N2N3811	11-20	2N4871	5-39	MC661P	13- 8
2N3838	11-24	2N4890	8-60	MC663P	13-10
2N3839	9- 2	2N4898	6-15	MC664P	13-10
2N3980	5-33	2N4899	6-15	MC700P Series	13-16
2N4048	6- 2	2N4900	6-15	MC834F, P	13-24
2N4049	6- 2	2N4910	6-19	MC836F, P	13-26
2N4050	6- 2	2N4911	6-19	MC837F, P	13-28
2N4051	6- 2	2N4912	6-19	MC846G	13-30
2N4052	6- 2	2N4918	6-23	MC849F, P	13-32
2N4053	6- 2	2N4919	6-23	MC849G	13-34
2N4123	8-52	2N4920	6-23	MC850F, G, P	13-36
2N4124	8-52	2N4921	6-27	MC851F, G, P	13-38
2N4125	8-56	2N4922	6-27	MC852	13-40
2N4126	8-56	2N4923	6-27	MC853	13-40
2N4151		2N4924	8-61	MC855	13-40
thru	5- 4	2N4925	8-61	MC856	13-40
2N4198		2N4926	8-62	MC861F, P	13-48
2N4199	5- 8	2N4927	8-62	MC861G	13-50
2N4200	5- 8	2N4928	8-64	MC862G	13-52
2N4201	5- 8	2N4930	8-64	MC863F, P	13-54
2N4202	5- 8	2N4931	8-64	MC863G	13-56
2N4203	5- 8	2N4937	11-26	MC934F	13-24
2N4204	5- 8	2N4938	11-26	MC936F	13-26
2N4212	5-14	2N4939	11-26	MC937F	13-28
2N4213	5-14	2N4940	11-26	MC946G	13-30
2N4214	5-14	2N4941	11-26	MC949F	13-32
2N4215	5-14	2N4942	11-26	MC949G	13-34
2N4216	5-14	2N4957	9- 8	MC950F, G	13-36
2N4276	6- 6	2N4958	9- 8	MC951F, G	13-38
2N4277	6- 6	2N4959	9- 8	MC952	13-40
2N4278	6- 6	2N4974	11-28	MC953	13-40

Device Type	Page	Device Type	Page	Device Type	Page
MC955	13-40	MP801	6-31	MR844	3-10
MC956	13-40	MPF102	10- 6	MR846	3-10
MC961F	13-48	MPS2369	8-81	MR880	3-10
MC961G	13-50	MPS3693	9-12	MR881	3-10
MC962G	13-52	MPS3694	9-12	MR882	3-10
MC963F	13-54	MPT28	5-26	MR884	3-10
MC963G	13-56	MPT32	5-26	MR886	3-10
MC1124P	13-58	MPT36	5-26	MR890	3-10
MC1302P	13-61	MPZ5-16	11-36	MR891	3-10
MC1429G	13-65	MPZ5-32	11-36	MR892	3-10
MC1433	13-63	MPZ5-180	11-36	MR894	3-10
MC1529G	13-65	MR322	3- 2	MR896	3-10
MC1552G	13-68	MR323	3- 2	MR1366	3-10
MC1553G	13-68	MR324	3- 2	MR1376	3-10
MC1554G	13-72	MR325	3- 2	MR1386	3-10
MC1709	13-76	MR326	3- 2	MR1396	3-10
MC1709C	13-80	MR327	3- 2	MRD200	11-30
MC1710	13-82	MR328	3- 2	MRD300	11-33
MCR1906-1	5-20	MR330	3- 2	MV1620	
MCR1906-2	5-20	MR331	3- 2	thru	12- 5
MCR1906-3	5-20	MR810	3-13	MV1650	
MCR1906-4	5-20	MR811	3-13	MV1720	
MCR2818	5-22	MR812	3-13	thru	12- 6
MCR2835	5-24	MR814	3-13	MV1750	
MCR2918	5-22	MR816	3-13	MV1812A	12- 4
MCR2935	5-24	MR830	3-10	MV1812B	12- 4
MK30	14- 2	MR831	3-10	M4L20M-3	
MK35	14- 2	MR832	3-10	thru	5-28
MM4000	8-78	MR833	3-10	M4L50M-28	
MM4001	8-78	MR834	3-10	M4L20-3	
MM4002	8-78	MR835	3-10	thru	5-28
MM4003	8-78	MR836	3-10	M4L50-28	
MM5000	8-79	MR840	3-10	M4L20A	
MM5001	8-79	MR841	3-10	thru	5-28
MM5002	8-79	MR842	3-10	M4L50A	
MP800	6-31				


DEVICE DIMENSION DRAWINGS

All dimensions are in inches




CASE 16 (TO-41 Except Lug Length)


Collector connected to case




CASE 17




CASE 19 TO-72 PACKAGE




CASE 20 TO-72 PACKAGE




CASE 20 STYLES




CASE 21 TO-17 PACKAGE




CASE 22 TO-18 PACKAGE




CASE 22A TO-18 PACKAGE




CASE 23 TO-107 PACKAGE




CASE 24 TO-102 PACKAGE




CASE 25




CASE 26 TO-46 PACKAGE




CASE 27 TO-52 PACKAGE




CASE 28



CASE 29 TO-92 PACKAGE PLASTIC TRANSISTOR




CASE 29 STYLES




All dimensions are in inches


CASE 29A PLASTIC TRANSISTOR WITH SHIELD




CASE 29B




CASE 31 TO-5 PACKAGE



CASE 31A TO-5 PACKAGE




CASE 32, 32A, 32B




CASE 33, 33A TO-89 PACKAGE

All leads isolated from case




CASE 34




CASE 34A TO-12 PACKAGE

Collectors Connected to Case




CASE 35 TO-71 PACKAGE


All leads isolated from case




CASE 36 TO-60 PACKAGE



CASE 37 CERAMIC PACKAGE




CASE 41




PKG.	OUTLINE DIMENSIONS (INCHES)			
	A MAX	B MAX	C - 0.002	D MIN
41-1	1.00	0.500	0.032	1.25
41-2	0.500	0.375	0.032	1.25
41-3	1.030	0.378	0.032	1.25
41-4	1.220	0.641	0.032	1.75
41-5	0.655	0.641	0.032	1.25
41-6	0.520	0.275	0.022	1.25
41-7	1.000	0.375	0.032	1.25


CASE 42 DO-5 PACKAGE




CASE 43 DO-21 PACKAGE




CASE 44 DO-4 PACKAGE



CASE 45




CASE 45A




<p align="center">All dimensions are in inches</p>	<p align="center">CASE 46</p>	<p align="center">CASE 47</p>
<p align="center">CASE 47A</p>	<p align="center">CASE 47B</p>	<p align="center">CASE 48</p>
<p align="center">CASE 49</p>	<p align="center">CASE 51 DO-7 PACKAGE</p>	<p align="center">CASE 52 DO-13 PACKAGE</p>


CASE 53




CASE 54 TO-3 Except Pin Diameter




CASE 55




CASE 56 DO-4 PACKAGE




CASE 56A DO-4 PACKAGE




CASE 56B




CASE 57



CASE 58




CASE 59




All dimensions
are in inches


CASE 60




CASE 61 TO-41 PACKAGE




CASE 62




CASE 63




CASE 64 TO-48 PACKAGE



CASE 68




CASE 70




CASE 71, 71A

CASE 71A —
PIN 10 UNDER
TAB




All dimensions
are in inches

CASE 72 10-LEAD FLAT PACKAGE TO-91




Lead 1 identified by color dot or by shoulder on lead. All leads electrically isolated from package.

CASE 73 10-LEAD FLAT PACKAGE




Lead 1 identified by color dot or by shoulder on lead. All leads electrically isolated from package.


CASE 77 PLASTIC TRANSISTOR




CASE 79 TO-39 PACKAGE




CASE 80 TO-66 PACKAGE




CASE 81




CASE 82




CASE 83 14-LEAD FLAT PACKAGE TO-86




CASE 90




CASE 91



CASE 92




CASE 93




(1) This dimension is measured at the seating plane.
 (2) 4 insulating stand-offs are provided.


CASE 94




CASE 96 TO-99 PACKAGE




CASE 96A TO-100 PACKAGE



CASE 98




CASE 100




I _o Output Current	Dimensions — Inches						
	A	Ø DIA	C MAX	Ø MAX DIA	E ₁ MAX	E ₂ MAX	F ₁ MAX
160	2.25	0.203	0.880	1.720	0.260	0.155	0.760
240	3.00	0.281	1.255	2.100	0.260	0.200	1.100
400	3.00	0.281	1.255	2.200	0.320	0.260	1.100
650	3.25	0.281	1.380	2.865	0.500	—	1.30

I _o Output Current	Dimensions — Inches						
	F ₂ MAX	G MAX	G ₂ MAX	H DIA	H ₂ DIA	J MAX	K MAX
160	0.64	1.9	7.10	0.375	0.343	0.260	1.00
240	1.00	2.50	6.90	0.562	0.531	0.260	1.00
400	1.155	2.70	6.90	0.562	0.562	0.260	1.00
650	—	2.50	—	0.562	—	0.260	1.00

CASE 101




CASE 102




I _o Output Current	Dimensions — Inches						
	A HEX	B ₁ MAX	B ₂ MAX	C MAX DIA	D ₁ MAX	D ₂ MAX	E ₁ DIA
80	1.250	0.135	0.113	1.20	0.525	0.590	0.250
160	1.75	0.260	0.155	1.72	0.760	0.64	0.375
240	2.00	0.260	0.200	1.94	1.10	1.00	0.562
400	2.250	0.320	0.260	2.20	1.10	1.155	0.562

I _o Output Current	Dimensions — Inches						
	E ₁ DIA	F MAX	F ₂ MAX	G	H THREAD	J MAX	K MAX
80	0.281	2.25	6.25	0.125	10-32	0.500	0.570
160	0.343	3.0	8.10	0.375	1/16 UNF	1.00	1.10
240	0.531	3.50	8.10	0.375	1/16 UNF	1.00	1.10
400	0.562	3.72	8.10	0.375	1/16 UNF	1.00	1.10


CASE 103



CASE 104



CASE 105




COLOR-CODED POLARITY DOTS:

Y = AC INPUT


R = +DC OUTPUT

(NO MARK) = -DC OUTPUT


CASE 106




CASE 107




CASE 108




CASE 109




CASE 110




CASE 111




CASE 112




CASE 113




CASE 114




CASE 115



CASE 116




CASE 117




LEAD PATTERN CENTERED
LEADS MUST FIT INTO
0.055 MIN. DIA. HOLE


CASE 118




CASE 120



CASE 120, 121 ADAPTER DETAIL




CASE 119




HEAT SINK MAT'L - AL ALLOY 3003
WITH NICKEL PLATING
WEIGHT 30 GRAMS (APPROX)


CASE 121




CASE 122, 123, 124 ADAPTER DETAIL




CASE 122



CASE 123



CASE 124



SILICON ZENER DIODES and CURRENT REGULATORS

THE FOLLOWING ZENER DIODES ARE INCLUDED IN THIS SECTION

1N2163	1N2168A
1N2163A	1N2169
1N2164	1N2169A
1N2164A	1N2170
1N2165	1N2170A
1N2165A	1N2171
1N2166	1N2171A
1N2166A	1N5221
1N2167	thru
1N2167A	1N5281
1N2168	

CURRENT REGULATORS

1N5283
thru
1N5314

1N2163, A thru 1N2171, A

750 mW
9.4 V



CASE 52
(DO-13 Outline)

750 Milliwatt, 9.4 volt reference diodes designed for long-term voltage stability in applications requiring stable, reliable operation under severe environmental conditions.

MAXIMUM RATINGS

Junction and Storage Temperature: -65°C to $+200^{\circ}\text{C}$

DC Power Dissipation: 750 Milliwatts at 25°C Ambient

ELECTRICAL CHARACTERISTICS

(at $I_{ZT} = 10\text{ mA}$ & $T_A = 25^{\circ}\text{C}$ unless otherwise specified)

$V_Z = 9.4\text{ Volts} \pm 0.4\text{ V} (=0.2\text{ V Suffix "A"}) @ I_{ZT} = 10\text{ ma}$ (Note 1)				
JEDEC Number	Max Voltage Change (Note 2) ΔV_Z (Volts)	Test Temperatures $^{\circ}\text{C}$	Temperature Coefficient For Reference $\%/^{\circ}\text{C}$	Max Dynamic Impedance (Note 3) Z_{ZT} (Ohms)
1N2163, A	0.033	0, +25, +70	0.005	} 15
1N2164, A	0.086	-55, 0, +25, +75, +125	0.005	
1N2165, A	0.115	-55, 0, +25, +75, +125, +185	0.005	
1N2166, A	0.007	0, +25, +70	0.001	
1N2167, A	0.017	-55, 0, +25, +75, +125	0.001	
1N2168, A	0.023	-55, 0, +25, +75, +125, +185	0.001	
1N2169, A	0.004	0, +25, +70	0.0005	
1N2170, A	0.009	-55, 0, +25, +75, +125	0.0005	
1N2171, A	0.012	-55, 0, +25, +75, +125, +185	0.0005	

1N2163, A thru 1N2171, A (continued)

MECHANICAL CHARACTERISTICS

CASE: Welded, hermetically sealed, metal and glass.

FINISH: All external surfaces are corrosion resistant and leads readily solderable.

POLARITY: Cathode end indicated by diode symbol. When operated as a reference diode, the cathode end will be positive with respect to anode end.

WEIGHT: 1.5 grams (approx).

MOUNTING POSITION: Any.

TEMPERATURE COMPENSATED REFERENCE DIODES

Temperature compensated reference diodes are made possible by taking advantage of the differing thermal characteristics of forward and reverse biased silicon PN junctions. A forward biased junction has a negative temperature coefficient of approximately 2.0 millivolts/ $^{\circ}$ C. Reverse biased junctions above 5.0 volts have a positive temperature coefficient and therefore it is possible by judicious selection of combinations of forward and reverse biased junctions to obtain a device which shows a very low temperature coefficient due to cancellation. Because of the differing impedance versus temperature characteristics of the junctions involved, optimum temperature stability is obtained by operating in the zener current range at which the temperature coefficient is a minimum.

Further information, including a method of effective impedance cancellation in a bridge circuit for ultra-stable reference supplies, is contained in the Motorola Zener Diode Handbook. The handbook, containing valuable theory, design, and application information, is available from your distributor.

NOTE 1 - Voltage-Current Relationship

Because of device impedance, the reference voltage will vary with changes in zener current. These variations can be minimized by driving the device from a constant current source.

NOTE 2 - Voltage Variation (ΔV_Z) and Temperature Coefficient

All Motorola reference diodes are characterized by the "box" method. This method provides for a guaranteed maximum voltage variation (ΔV_Z in mV) over a specified temperature range, verified by tests at several points within the range. (Maximum voltage variations over the specified temperature ranges are given in the table). The design engineer now has a number (without any calculations) telling him the stability of the voltage over the temperature range of interest thus giving him the maximum flexibility as well as economy in selecting the temperature stability required.

Since reference diodes have a non-linear voltage-temperature relationship the temperature coefficients in $\%/^{\circ}$ C are tabulated primarily for reference purposes.

NOTE 3 - Zener Impedance Derivation

The dynamic zener impedance, Z_{ZT} , is derived from the 60 cycle ac voltage which results when an ac current having an rms value equal to 10% of the dc zener current, I_{ZT} , is superimposed on I_{ZT} . A 100% cathode-ray tube curve trace test is used to ensure that each zener characteristic has a sharp and stable knee region.

1N5221 thru **1N5281** series (SILICON)

$P_D = 500 \text{ mW}$
 $V_Z = 2.4\text{-}200 \text{ V}$



CASE 51
(DO-7)

500 Milliwatt surmetic 20 silicon zener diodes—a complete new series of Zener Diodes in the popular DO-7 case with higher ratings, tighter limits, better operating characteristics and a full set of designers' curves that reflect the superior capabilities of silicon-oxide-passivated junctions. All this in an axial-lead, transfer-molded plastic package offering protection in all common environmental conditions.

MAXIMUM RATINGS

Junction and Storage Temperature: -65 to $+200^\circ\text{C}$

Lead Temperature not less than $1/16''$ from the case for 10 seconds: 230°C

DC Power Dissipation: 500 mW @ $T_L = 75^\circ\text{C}$, Lead Length = $3/8''$
 (Derate $4.0 \text{ mW}/^\circ\text{C}$ above 75°C)

Surge Power: 10 Watts (Non-recurrent square wave @ $PW = 8.3 \text{ ms}$, $T_J = 55^\circ\text{C}$, Figure 16)

MECHANICAL CHARACTERISTICS

CASE: Void free, transfer molded, thermosetting plastic.


FINISH: All external surfaces are corrosion resistant. Leads are readily solderable and weldable.

POLARITY: Cathode indicated by color band. When operated in zener mode, cathode will be positive with respect to anode.

MOUNTING POSITION: Any.

WEIGHT: 0.18 gram (approximately).

FIGURE 1 — POWER-TEMPERATURE DERATING CURVE



1N5221 thru 1N5281 series (continued)

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted. Based on dc measurements at thermal equilibrium; lead length = $\frac{3}{8}$ " ; thermal resistance of heat sink = 30°C/W) $V_K = 1.1 \text{ Max @ } I_K = 200 \text{ mA}$ for all types.


JEDEC Type No. (Note 1)	Nominal Zener Voltage $V_Z @ I_{ZT}$ Volts (Note 2)	Test Current I_{ZT} mA	Max Zener Impedance A & B Suffix Only		Max Reverse Leakage Current				Max Zener Voltage Temp. Coeff. (A & B Suffix Only) $\mu\text{V}_Z (\% / ^\circ\text{C})$ (Note 3)
			$Z_{ZT} @ I_{ZT}$ Ohms	$Z_{ZK} @ I_{ZK} = 0.25 \text{ mA}$	A & B Suffix Only		Non-Suffix		
					$I_{R(A)}$ μA	V_R Volts	$I_{R(B)}$ μA	V_R Volts	
1N5221	2.4	20	30	1200	100	0.95	1.0	200	-0.085
1N5222	2.5	20	30	1250	100	0.95	1.0	200	-0.085
1N5223	2.7	20	30	1300	75	0.95	1.0	150	-0.080
1N5224	2.8	20	30	1400	75	0.95	1.0	150	-0.080
1N5225	3.0	20	29	1600	50	0.95	1.0	100	-0.075
1N5226	3.3	20	28	1600	25	0.95	1.0	100	-0.070
1N5227	3.6	20	24	1700	15	0.95	1.0	100	-0.065
1N5228	3.9	20	23	1800	10	0.95	1.0	75	-0.060
1N5229	4.3	20	22	2000	5.0	0.95	1.0	50	+0.055
1N5230	4.7	20	19	1900	5.0	1.9	2.0	50	+0.030
1N5231	5.1	20	17	1600	5.0	1.9	2.0	50	+0.030
1N5232	5.6	20	11	1600	5.0	2.9	3.0	50	+0.038
1N5233	6.0	20	7.0	1600	5.0	3.3	3.5	50	+0.038
1N5234	6.2	20	7.0	1000	5.0	3.8	4.0	50	+0.045
1N5235	6.8	20	5.0	750	3.0	4.8	5.0	20	+0.050
1N5236	7.5	20	6.0	500	3.0	5.7	6.0	30	+0.050
1N5237	6.2	20	8.0	500	3.0	6.2	6.5	30	+0.052
1N5238	8.7	20	8.0	600	3.0	6.2	6.5	30	+0.065
1N5239	9.1	20	10	600	3.0	6.7	7.0	30	+0.068
1N5240	10	20	11	600	3.0	7.6	8.0	30	+0.075
1N5241	11	20	22	600	2.0	8.0	8.4	30	+0.076
1N5242	12	20	30	600	1.0	8.7	9.1	10	+0.077
1N5243	13	9.5	13	600	0.5	9.4	9.9	10	+0.079
1N5244	14	9.0	15	600	0.1	9.5	10	10	+0.082
1N5245	15	8.5	16	600	0.1	10.5	11	10	+0.082
1N5246	16	7.8	17	600	0.1	11.4	12	10	+0.083
1N5247	17	7.4	19	600	0.1	12.4	13	10	+0.084
1N5248	18	7.0	21	600	0.1	13.3	14	10	+0.085
1N5249	19	6.6	23	600	0.1	13.3	14	10	+0.086
1N5250	20	6.2	25	600	0.1	14.3	15	10	+0.086
1N5251	22	5.6	29	600	0.1	16.2	17	10	+0.087
1N5252	24	5.2	33	600	0.1	17.1	18	10	+0.088
1N5253	25	5.0	35	600	0.1	18.1	19	10	+0.089
1N5254	27	4.6	41	600	0.1	20	21	10	+0.090
1N5255	28	4.5	44	600	0.1	20	21	10	+0.091
1N5256	30	4.2	49	600	0.1	22	23	10	+0.091
1N5257	33	3.8	58	700	0.1	24	25	10	+0.092
1N5258	36	3.4	70	700	0.1	26	27	10	+0.093
1N5259	39	3.2	80	800	0.1	29	30	10	+0.094
1N5260	43	3.0	93	900	0.1	31	33	10	+0.095
1N5261	47	2.7	105	1000	0.1	34	36	10	+0.095
1N5262	51	2.5	125	1100	0.1	37	39	10	+0.096
1N5263	56	2.2	150	1300	0.1	41	43	10	+0.096
1N5264	60	2.1	170	1400	0.1	44	46	10	+0.097
1N5265	62	2.0	183	1400	0.1	45	47	10	+0.097
1N5266	68	1.8	230	1600	0.1	49	52	10	+0.097
1N5267	75	1.7	270	1700	0.1	53	56	10	+0.098
1N5268	82	1.5	330	2000	0.1	59	62	10	+0.098
1N5269	87	1.4	370	2200	0.1	65	68	10	+0.099
1N5270	91	1.4	400	2300	0.1	66	69	10	+0.099
1N5271	100	1.3	500	2600	0.1	72	76	10	+0.110
1N5272	110	1.1	750	3000	0.1	80	84	10	+0.110
1N5273	120	1.0	900	4000	0.1	86	91	10	+0.110
1N5274	130	0.95	1100	4500	0.1	94	99	10	+0.110
1N5275	140	0.90	1300	4500	0.1	101	106	10	+0.110
1N5276	150	0.85	1500	5000	0.1	108	114	10	+0.110
1N5277	160	0.80	1700	5500	0.1	116	122	10	+0.110
1N5278	170	0.74	1900	5500	0.1	123	129	10	+0.110
1N5279	180	0.68	2200	6000	0.1	130	137	10	+0.110
1N5280	190	0.66	2400	6500	0.1	137	144	10	+0.110
1N5281	200	0.65	2500	7000	0.1	144	152	10	+0.110

NOTE 1 — TOLERANCE AND VOLTAGE DESIGNATION

Tolerance designation — The JEDEC type numbers shown indicate a tolerance of $\pm 10\%$ with guaranteed limits on only V_Z , I_K and V_K as shown in the above table. Units with guaranteed limits on all six parameters are indicated by suffix "A" for $\pm 10\%$ tolerance and suffix "B" for $\pm 5.0\%$ units.

Non-Standard voltage designation — To designate units with zener voltages other than those assigned JEDEC numbers, the Motorola type number should be used.

EXAMPLE:



NOTE 2 — SPECIAL SELECTIONS AVAILABLE INCLUDE:

1 — Nominal zener voltages between those shown.

2 — Matched sets: (Standard Tolerances are $\pm 5.0\%$, $\pm 2.0\%$, $\pm 1.0\%$)

- Two or more units for series connection with specified tolerance on total voltage. Series matched sets make zener voltages in excess of 200 volts possible as well as providing lower temperature coefficients, lower dynamic impedance and greater power handling ability.
- Two or more units matched to one another with any specified tolerance.

3 — Tight voltage tolerances: 1.0%, 2.D%, 3.0%.

NOTE 3 — TEMPERATURE COEFFICIENT (θ_{VZ})

Test conditions for temperature coefficient are as follows:

- $I_{ZT} = 7.5 \text{ mA}$, $T_1 = 25^\circ\text{C}$, $T_2 = 125^\circ\text{C}$ (1N5221A, B thru 1N5242A, B)
- $I_{ZT} = \text{Rated } I_{ZT}$, $T_1 = 25^\circ\text{C}$, $T_2 = 125^\circ\text{C}$ (1N5243A, B thru 1N5281A, B)

Device to be temperature stabilized with current applied prior to reading breakdown voltage at the specified ambient temperature.

1N5221 thru 1N5281 series (continued)

TYPICAL REVERSE CHARACTERISTICS FOR SELECTED ZENER DIODES

Curves marked T_A were obtained from dc measurements at thermal equilibrium; lead length = $3/16"$; thermal resistance of heat sink = $30^\circ\text{C}/\text{W}$. Curves marked T_J were obtained from pu se tests; mounting conditions are not a factor.

$V_{Z(Nominal)} = 3.3 \text{ Volts}$

FIGURE 2





FIGURE 3



$V_{Z(Nominal)} = 5.1 \text{ Volts}$

FIGURE 4





FIGURE 5



$V_{Z(Nominal)} = 27 \text{ Volts}$

FIGURE 6





FIGURE 7



1N5221 thru 1N5281 series (continued)

TEMPERATURE COEFFICIENTS AND VOLTAGE REGULATION

(90% of the units are in the ranges indicated)

FIGURE 8 — RANGE FOR UNITS TO 12 VOLTS




FIGURE 9 — RANGE FOR UNITS 12 TO 200 VOLTS




FIGURE 10 — EFFECT OF ZENER CURRENT





FIGURE 11 — VOLTAGE REGULATION



TYPICAL ZENER IMPEDANCE

FIGURE 12 — EFFECT OF ZENER CURRENT





FIGURE 13 — EFFECT OF ZENER VOLTAGE



1N5221 thru 1N5281 Series (continued)

FIGURE 14 — TYPICAL THERMAL RESPONSE





FIGURE 15 — TYPICAL THERMAL RESISTANCE



APPLICATION NOTE

Since the actual voltage available from a given zener diode is temperature dependent, it is necessary to determine junction temperature under any set of operating conditions, in order to calculate its value. The following procedure is recommended:

Lead Temperature, T_L , should be determined from:
 $T_L = \theta_{LA} P_0 + T_A$

θ_{LA} is the lead-to-ambient thermal resistance and P_0 is the power dissipation. θ_{LA} is generally 30-40°C/W for the various clips and tie points in common use and for printed circuit board wiring.

Junction Temperature, T_J , may be found from:

$$T_J = T_L + \Delta T_{jL}$$

ΔT_{jL} is the increase in junction temperature above the lead temperature and may be found from Figure 14 for a train of power pulses or from Figure 15 for dc power.

For worst-case design, using expected limits of I_Z , limits of P_0 and the extremes of T_L (ΔT_J) may be estimated. Changes in voltage, V_Z , can then be found from:


$$\Delta V = \theta_{VZ} \Delta T_J$$

θ_{VZ} , the zener voltage temperature coefficient, is found from Figures 8, 9, and 10.

Under high power-pulse operation, the zener voltage will vary with time and may also be affected significantly by the zener resistance. For best regulation, use short leads, especially to the cathode, and keep current excursions as low as possible.

Data of Figure 14 should not be used to compute surge capability. Surge limitations are given in Figure 16. They are lower than would be expected by considering only junction temperature, as current crowding effects cause temperatures to be extremely high in small spots resulting in device degradation should the limits of Figure 16 be exceeded.

FIGURE 16 — MAXIMUM NON-REPETITIVE SURGE POWER



1N5221 thru 1N5281 Series (continued)

FIGURE 17 — TYPICAL CAPACITANCE




FIGURE 18 — TYPICAL FORWARD CHARACTERISTICS




FIGURE 19 — TYPICAL NOISE DENSITY





FIGURE 20 — NOISE DENSITY MEASUREMENT METHOD



$$\text{NOISE DENSITY (VOLTS PER SQUARE ROOT BANDWIDTH)} = \frac{V_{out}}{\text{OVERALL GAIN } \sqrt{BW}}$$

WHERE: BW = FILTER BANDWIDTH (Hz)
V_{out} = OUTPUT NOISE (VOLTS RMS)

The input voltage and load resistance are high so that the zener diode is driven from a constant current source. The amplifier is low noise so that the amplifier noise is negligible compared to that of the test zener. The filter bandpass is known so that the noise density can be calculated from the formula shown. The data of Figure 19 and the formula can also be used to find noise for any system bandwidth.

1N5283 thru 1N5314

$I_p = 0.22-4.7 \text{ mAmin}$
 $P_D = 600 \text{ mW}$



Field-effect current regulator diodes are circuit elements that provide a current essentially independent of voltage. These diodes are especially designed for maximum impedance over the operating range.

CASE 51
(DO-7)

MAXIMUM RATINGS


Rating	Symbol	Value	Unit
Peak Operating Voltage ($T_J = -55^\circ\text{C}$ to $+200^\circ\text{C}$)	POV	100	Volts
Steady State Power Dissipation @ $T_L = 75^\circ\text{C}$ Derate above $T_L = 75^\circ\text{C}$ Lead Length = 3/8" (Forward or Reverse Bias)	P_D	600 4.8	mW mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +200	$^\circ\text{C}$

1N5283 thru 1N5314 (continued)

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)


Type No.	Regulator Current I_P (mA) @ $V_T = 25$ V			Minimum Dynamic Impedance @ $V_T = 25$ V Z_T (M Ω)	Minimum Knee Impedance @ $V_K = 6.0$ V Z_K (M Ω)	Maximum Limiting Voltage @ $I_L = 0.8 I_P$ (min) V_L (Volts)
	nom	min	max			
1N5283	0.22	0.198	0.242	25.0	2.75	1.00
1N5284	0.24	0.216	0.264	19.0	2.35	1.00
1N5285	0.27	0.243	0.297	14.0	1.95	1.00
1N5286	0.30	0.270	0.330	9.0	1.60	1.00
1N5287	0.33	0.297	0.363	6.6	1.35	1.00
1N5288	0.39	0.351	0.429	4.10	1.00	1.05
1N5289	0.43	0.387	0.473	3.30	0.870	1.05
1N5290	0.47	0.423	0.517	2.70	0.750	1.05
1N5291	0.56	0.504	0.616	1.90	0.560	1.10
1N5292	0.62	0.558	0.682	1.55	0.470	1.13
1N5293	0.68	0.612	0.748	1.35	0.400	1.15
1N5294	0.75	0.675	0.825	1.15	0.335	1.20
1N5295	0.82	0.738	0.902	1.00	0.290	1.25
1N5296	0.91	0.819	1.001	0.880	0.240	1.29
1N5297	1.00	0.900	1.100	0.800	0.205	1.35
1N5298	1.10	0.990	1.210	0.700	0.180	1.40
1N5299	1.20	1.08	1.32	0.640	0.155	1.45
1N5300	1.30	1.17	1.43	0.580	0.135	1.50
1N5301	1.40	1.26	1.54	0.540	0.115	1.55
1N5302	1.50	1.35	1.65	0.510	0.105	1.60
1N5303	1.60	1.44	1.76	0.475	0.092	1.65
1N5304	1.80	1.62	1.98	0.420	0.074	1.75
1N5305	2.00	1.80	2.20	0.395	0.061	1.85
1N5306	2.20	1.98	2.42	0.370	0.052	1.95
1N5307	2.40	2.16	2.64	0.345	0.044	2.00
1N5308	2.70	2.43	2.97	0.320	0.035	2.15
1N5309	3.00	2.70	3.30	0.300	0.029	2.25
1N5310	3.30	2.97	3.63	0.280	0.024	2.35
1N5311	3.60	3.24	3.96	0.265	0.020	2.50
1N5312	3.90	3.51	4.29	0.255	0.017	2.60
1N5313	4.30	3.87	4.73	0.245	0.014	2.75
1N5314	4.70	4.23	5.17	0.235	0.012	2.90

1N5283 thru 1N5314 (continued)



SYMBOLS AND DEFINITIONS

- I_D — Diode Current.
- I_L — Limiting Current: 80% of I_P minimum used to determine Limiting voltage, V_L .
- I_P — Pinch-off Current: Regulator current at specified Test Voltage, V_T .
- POV — Peak Operating Voltage: Maximum voltage to be applied to device.
- θ_L — Current Temperature Coefficient.
- V_{AK} — Anode-to-cathode Voltage.
- V_K — Knee Impedance Test Voltage: Specified voltage used to establish Knee Impedance, Z_K .
- V_L — Limiting Voltage: Measured at I_L , V_L , together with Knee AC Impedance, Z_K , indicates the Knee characteristics of the device.
- V_T — Test Voltage: Voltage at which I_P and Z_T are specified.
- Z_K — Knee AC Impedance at Test Voltage: To test for Z_K , a 90 Hz signal v_K with RMS value equal to 10% of test voltage, V_K , is superimposed on V_K : $Z_K = v_K / i_K$ where i_K is the resultant ac current due to v_K
- To provide the most constant current from the diode, Z_K should be as high as possible; therefore, a minimum value of Z_K is specified.
- Z_T — AC Impedance at Test Voltage: Specified as a minimum value. To test for Z_T , a 90 Hz signal with RMS value equal to 10% of Test Voltage, V_T , is superimposed on V_T .



APPLICATION NOTE

As the current available from the diode is temperature dependent, it is necessary to determine junction temperature, T_J , under specific operating conditions to calculate the value of the diode current. The following procedure is recommended:

Lead Temperature, T_L shall be determined from:

$$T_L = \theta_{LA} P_D$$


where θ_{LA} is lead-to-ambient thermal resistance and P_D is power dissipation. θ_{LA} is generally 30-40 $^{\circ}C/W$ for the various clips and tie points in common use, and for printed circuit-board wiring.

Junction Temperature, T_J , shall be calculated from:

$$T_J = T_L + \theta_{JL} P_D$$

where θ_{JL} is taken from Figure 2.

For circuit design limits of V_{AK} , limits of P_D may be estimated and extremes of T_J may be computed. Using the information on Figures 4 and 5, changes in current may be found. To improve current regulation, keep V_{AK} low to reduce P_D and keep the leads short, especially the cathode lead, to reduce θ_{JL} .



1N5283 thru 1N5314 (continued)

FIGURE 4 — TEMPERATURE COEFFICIENT




FIGURE 5 — TEMPERATURE COEFFICIENT





FIGURE 6 — CURRENT REGULATION FACTOR



*90% of the units will be in the ranges shown.



SILICON RECTIFIERS

THE FOLLOWING RECTIFIERS ARE INCLUDED IN THIS SECTION

1N3491	1N3909	MR325	MR842
1N3492	1N3910	MR326	MR844
1N3493	1N3911	MR327	MR846
1N3494	1N3912	MR328	MR880
1N3495	1N3913	MR330	MR881
1N3879	1N4001	MR331	MR882
1N3880	1N4002	MR810	MR884
1N3881	1N4003	MR811	MR886
1N3882	1N4004	MR812	MR890
1N3883	1N4005	MR814	MR891
1N3889	1N4006	MR816	MR892
1N3890	1N4007	MR830	MR894
1N3891	1N4933	MR831	MR896
1N3892	1N4934	MR832	MR1366
1N3893	1N4935	MR833	MR1376
1N3899	1N4936	MR834	MR1386
1N3900	1N4937	MR835	MR1396
1N3901	MR322	MR836	
1N3902	MR323	MR840	
1N3903	MR324	MR841	

1N3491 thru 1N3495 (SILICON)
(MR322 thru MR326)
MR327, MR328, MR330, MR331

$I_O = 25 \text{ A}$
 $V_R - \text{to } 1000 \text{ V}$

CASE 43
(DO-21)



Medium-current silicon rectifiers – compact, highly efficient silicon rectifiers for medium-current applications.

MAXIMUM RATINGS

Rating	Symbol	1N3491 MR322	1N3492 MR323	1N3493 MR324	1N3494 MR325	1N3495 MR326	MR327	MR328	MR330	MR331	Unit
Peak Repetitive Reverse Voltage Working Peak Reverse Voltage DC Blocking Voltage	$V_{RM(rep)}$ $V_{RM(wkg)}$ V_R	50	100	200	300	400	500	600	800	1000	Volts
Non-Repetitive Peak Reverse Voltage (halfwave, single phase, 60 cycle peak)	$V_{RM(non-rep)}$	100	200	300	400	500	600	720	1000	1200	Volts
RMS Reverse Voltage	V_R	35	70	140	210	280	350	420	560	700	Volts
Average Rectified Forward Current (single phase, resistive load, 60 Hz, see Figure 3) $T_C = 130^\circ\text{C}$	I_O	— 25 —									Amperes
Non-Repetitive Peak Surge Current (surge applied at rated load conditions, see Figure 5)	$I_{FM(surge)}$	— 300 (for 1/2 cycle) —									Amperes
I^2t Rating (non-repetitive, for t greater than 1 ms and less than 8.3 ms)	I^2t	— 375 —									$A_{(rms)}^2 \text{ sec}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	— -65 to $+175$ —									$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	1.2	$^\circ\text{C}/\text{Watt}$

MECHANICAL CHARACTERISTICS

CASE: Welded, hermetically sealed construction.

FINISH: All external surfaces corrosion-resistant and the terminal lead is readily solderable.

POLARITY: CATHODE TO CASE (reverse polarity units are available upon request and are designated by an "R" suffix i.e. MR327R or 1N3491R).

MOUNTING POSITIONS: Any.

1N3491 thru 1N3495 (continued)

ELECTRICAL CHARACTERISTICS

Characteristic and Conditions	Symbol	Max	Unit
Full Cycle Average Forward Voltage Drop (rated I_O and V_F , single phase, 60 Hz, $T_C = 150^\circ\text{C}$)	$V_{F(AV)}$	0.6	Volts
Instantaneous Forward Voltage Drop ($i_F = 100$ Amps, $T_J = 25^\circ\text{C}$)	V_F	1.5	Volts
Full Cycle Average Reverse Current (rated I_O and V_R , single phase, 60 Hz, $T_C = 150^\circ\text{C}$) 1N3491/MR322 1N3492/MR323 1N3493/MR324 1N3494/MR325 1N3495/MR326 MR327 MR328 MR330 MR331	$I_{R(AV)}$	10 10 8 6 4 3 2.5 2 1.5	mA
DC Reverse Current (Rated V_R , $T_C = 25^\circ\text{C}$)	I_R	1.0	mA

FIGURE 1 — MAXIMUM FORWARD VOLTAGE DROP





FIGURE 2 — MAXIMUM FORWARD POWER DISSIPATION



1N3491 thru 1N3495 (continued)

FIGURE 3 — MAXIMUM CURRENT RATINGS




FIGURE 4 — MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE





FIGURE 5 — MAXIMUM ALLOWABLE SURGE CURRENT



1N3491 thru 1N3495 (continued)

TYPICAL DYNAMIC CHARACTERISTICS

FIGURE 6 — RECTIFICATION EFFICIENCY




FIGURE 7 — REVERSE RECOVERY TIME




FIGURE 8 — JUNCTION CAPACITANCE






FIGURE 9 — FORWARD RECOVERY TIME



MOUNTING PROCEDURES


Motorola MR322-MR331 and 1N3491-1N3495 rectifiers are designed to be press-fitted in a heat sink in order to attain full device ratings. Recommended procedures for this type of mounting are as follows:

1. Drill a hole in the heat sink $0.499 \pm .001$ inch in diameter.
2. Break the hole edge as shown to prevent shearing off the knurled edge of the rectifier when it is pressed into the hole.
3. The depth and width of the break should be 0.010 inch maximum to retain maximum heat sink surface contact.
4. To prevent damage to the rectifier during press-in, the pressing force should be applied only on the shoulder ring of the rectifier case as shown in the figure.
5. The pressing force should be applied evenly about the shoulder ring to avoid tilting or canting of the rectifier case in the hole during the press-in operation. Also, the use of a light industrial lubricant will be of considerable aid.

NOTE: Refer to Motorola brochure PR-104 for additional suggested mounting methods, examples and information.

1N4001 thru 1N4007

$I_O = 1 \text{ A}$
 $V_R = 50\text{-}1000 \text{ V}$



CASE 59

Surmetic rectifiers, subminiature size, axial lead mounted rectifiers for general purpose low-power applications.

MAXIMUM RATINGS

Rating	Symbol	1N4001	1N4002	1N4003	1N4004	1N4005	1N4006	1N4007	Unit
Peak Repetitive Reverse Voltage Working Peak Reverse Voltage DC Blocking Voltage	$V_{RM(rep)}$ $V_{RM(wkg)}$ V_R	50	100	200	400	600	800	1000	Volts
Non-Repetitive Peak Reverse Voltage (halfwave, single phase, 60 Hz peak)	$V_{RM(non-rep)}$	60	120	240	480	720	1000	1200	Volts
RMS Reverse Voltage	V_r	35	70	140	280	420	560	700	Volts
Average Rectified Forward Current (single phase, resistive load, 60 Hz, see Figure 6, $T_A = 75^\circ\text{C}$)	I_O	1.0							Amp
Non-Repetitive Peak Surge Current (surge applied at rated load conditions, see Figure 2)	$I_{FM(surge)}$	30 (for 1 cycle)							Amp
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +175							$^\circ\text{C}$

ELECTRICAL CHARACTERISTICS

Characteristic and Conditions	Symbol	Max	Unit
Maximum Instantaneous Forward Voltage Drop ($i_F = 1.0 \text{ Amp}$, $T_J = 25^\circ\text{C}$) Figure 1	V_F	1.1	Volts
Maximum Full-Cycle Average Forward Voltage Drop ($I_O = 1.0 \text{ Amp}$, $T_L = 75^\circ\text{C}$, 1 inch leads)	$V_{F(AV)}$	0.8	Volts
Maximum Reverse Current (rated dc voltage) $T_J = 25^\circ\text{C}$ $T_J = 100^\circ\text{C}$	I_R	0.01 0.05	mA
Maximum Full-Cycle Average Reverse Current ($I_O = 1.0 \text{ Amp}$, $T_L = 75^\circ\text{C}$, 1 inch leads)	$I_{R(AV)}$	0.03	mA

MECHANICAL CHARACTERISTICS

CASE: Void free, Transfer Molded

MAXIMUM LEAD TEMPERATURE FOR SOLDERING PURPOSES: 350°C , $\frac{3}{8}$ " from case for 10 seconds at 5 lbs. tension

FINISH: All external surfaces are corrosion-resistant, leads are readily solderable

POLARITY: Cathode indicated by color band

WEIGHT: 0.40 Grams (approximately)

1N4001 thru 1N4007 (continued)

FIGURE 1 — FORWARD VOLTAGE




FIGURE 2 — MAXIMUM SURGE CAPABILITY




FIGURE 3 — FORWARD VOLTAGE TEMPERATURE COEFFICIENT









FIGURE 4 — TYPICAL TRANSIENT THERMAL RESISTANCE



FOR θ_{JLH} VALUES AT PULSE WIDTHS LESS THAN 3.0 ms, THE ABOVE CURVE CAN BE EXTRAPOLATED DOWN TO 10 μs AT A CONTINUING SLOPE OF 1/2

1N4001 thru 1N4007 (continued)

CURRENT DERATING DATA




NOTES

NOTE 1

Data shown for thermal resistance junction to ambient (θ_{JA}) for the mountings shown is to be used as typical guideline values for preliminary engineering or in case the tie point temperature cannot be measured.

TYPICAL VALUES FOR θ_{JA} IN STILL AIR




MOUNTING METHOD	LEAD LENGTH, L (IN.)	θ_{JA}
1	1/32	75
	3/8	85
2	55	72
	85	85

$^{\circ}$ C/W

* Using Mounting Method 1 or 2 with $L = 1"$ (the curve marked * in Figure 6 can be used for 60 Hz half-wave resistive/inductive load (Rating vs. Ambient Temperature). The abscissa of Figure 6 then indicates T_L in $^{\circ}$ C.

NOTE 2



To determine maximum junction temperature of the diode in a given situation, the following procedure is recommended:

The temperature of the lead should be measured using a thermocouple placed on the lead as close as possible to the tie point. The thermal mass connected to the tie point is normally large enough so that it will not significantly respond to heat surges generated in the diode as a result of pulsed operation once steady-state conditions are achieved. Using the measured value of T_L , the junction temperature may be determined by:

$$T_J = T_L + \Delta T_{JL}$$

where ΔT_{JL} is the increase in junction temperature above the lead temperature. It may be determined by:

$$\Delta T_{JL} = P_{pk} \left[\theta_{JL(\infty)} \cdot 0 + (1 - 0) \cdot \theta_{JL(t_1 + t_p)} + \theta_{JL(t_p)} - \theta_{JL(t_1)} \right]$$

where $\theta_{JL(t)}$ = value of transient thermal resistance at time t , i.e.:

$$\theta_{JL(t_1 + t_p)} = \text{value of } \theta_{JL(t)} \text{ at time } t_1 + t_p$$

$$\theta_{JL(t_p)} = \text{value of } \theta_{JL(t)} \text{ at end of pulse width } t_p$$

$$\theta_{JL(t_1)} = \text{value of } \theta_{JL(t)} \text{ at time } t_1$$

1N4001 thru 1N4007 (continued)

TYPICAL DYNAMIC CHARACTERISTICS

FIGURE 9 — FORWARD RECOVERY TIME




FIGURE 10 — REVERSE RECOVERY TIME




FIGURE 11 — RECTIFICATION WAVEFORM EFFICIENCY






FIGURE 12 — JUNCTION CAPACITANCE



RECTIFIER EFFICIENCY NOTE

FIGURE 13 — SINGLE-PHASE HALF-WAVE RECTIFIER CIRCUIT



The rectification efficiency factor σ shown in Figure 11 was calculated using the formula:

$$\sigma = \frac{P_{dc}}{P_{rms}} = \frac{V_{O(dc)}^2}{V_{O(rms)}^2} \cdot 100\% = \frac{V_{O(dc)}^2}{V_{O(ac)}^2 + V_{O(dc)}^2} \cdot 100\% \quad (1)$$

For a sine wave input $V_m \sin(\omega t)$ to the diode, assumed lossless, the maximum theoretical efficiency factor becomes:

$$\sigma(\text{sine}) = \frac{V_m^2}{\frac{\pi^2 2R_L}{4R_L}} \cdot 100\% = \frac{4}{\pi^2} \cdot 100\% \approx 40.6\% \quad (2)$$

For a square wave input of amplitude V_m , the efficiency factor becomes:

$$\sigma(\text{square}) = \frac{V_m^2}{\frac{2R_L}{R_L}} \cdot 100\% = 50\% \quad (3)$$

(A full wave circuit has twice these efficiencies)

As the frequency of the input signal is increased, the reverse recovery time of the diode (Figure 10) becomes significant, resulting in an increasing ac voltage component across R_L which is opposite in polarity to the forward current, thereby reducing the value of the efficiency factor σ , as shown on Figure 11.

It should be emphasized that Figure 11 shows waveform efficiency only; it does not provide a measure of diode losses. Data was obtained by measuring the ac component of V_O with a true rms ac voltmeter and the dc component with a dc voltmeter. The data was used in Equation 1 to obtain points for Figure 11.

1N4933 thru 1N4937 (SILICON)
1N3879 thru 1N3883 — 1N3889 thru 1N3893
1N3899 thru 1N3903 — 1N3909 thru 1N3913
MR830 thru MR836 — MR1366, MR1376,
MR1386, MR1396

$I_O = 1.0-30 \text{ A}$
 $V_R = 50-600 \text{ V}$



MR830-MR836
CASE 60

Fast recovery silicon rectifiers designed for special applications such as high frequency rectification, inverters, free-wheeling diodes, and other fast switching circuits. A complete line of rectifiers having typical recovery time of 0.1 microseconds providing high efficiency at frequencies of 250 kHz and higher.



1N4933-1N4937
CASE 59



1N3899-1N3903
MR1386

1N3909-1N3913
MR1396

CASE 42
(DO-5)



1N3879-1N3883
MR1366

1N3889-1N3893
MR1376

CASE 56A (DO-4)

MAXIMUM RATINGS

I_O^* Ampere	$I_{FM}(\text{surge})^{**}$ Ampere	$V_{RM}(\text{rep})$ $V_{RM}(\text{wkg})$ $V_R(\text{Volts})$					
		50	100	200	300	400	600
1.0	30	1N4933	1N4934	1N4935	—	1N4936	1N4937
3.0	100	MR830	MR831	MR832	—	MR834	MR836
6.0	150	1N3879	1N3880	1N3881	1N3882	1N3883	MR1366
12	200	1N3889	1N3890	1N3891	1N3892	1N3893	MR1376
20	225	1N3899	1N3900	1N3901	1N3902	1N3903	MR1386
30	300	1N3909	1N3910	1N3911	1N3912	1N3913	MR1396

* Figure 3 ** Figure 4

THERMAL CHARACTERISTICS

Characteristics	Symbol	Max Limit	Unit
Maximum Junction Operating Temperature Range	T_J	-65 to +150	$^{\circ}\text{C}$
Maximum Case Storage Temperature Range	T_{stg}	-65 to +175	$^{\circ}\text{C}$

1N4933 thru 1N4937 (continued)

ELECTRICAL CHARACTERISTICS

Characteristics	Symbol	Max Limit	Unit
1N4933 thru 1N4937			
DC Forward Voltage Drop ($I_F = 1.0 \text{ Adc}$, $T_A = 25^\circ \text{C}$)	V_F	1.2	Vdc
DC Reverse Current (Rated V_R)	I_R	5.0 100	μA
MR830 thru MR836			
DC Forward Voltage Drop ($I_F = 3.0 \text{ Adc}$, $T_A = 25^\circ \text{C}$)	V_F	1.1	Vdc
DC Reverse Current (Rated V_R)	I_R	0.05 2.5	mA
1N3879 thru 1N3883, MR1366			
DC Forward Voltage Drop ($I_F = 6.0 \text{ Adc}$, $T_C = 25^\circ \text{C}$)	V_F	1.4	Vdc
DC Reverse Current (Rated V_R)	I_R	0.015 1.0	mA
1N3889 thru 1N3893, MR1376			
DC Forward Voltage Drop ($I_F = 12 \text{ Adc}$, $T_C = 25^\circ \text{C}$)	V_F	1.4	Vdc
DC Reverse Current (Rated V_R)	I_R	0.025 3.0	mA
1N3899 thru 1N3903, MR1386			
DC Forward Voltage Drop ($I_F = 20 \text{ Adc}$, $T_A = 25^\circ \text{C}$)	V_F	1.4	Vdc
DC Reverse Current (Rated V_R)	I_R	0.05 6.0	mA
1N3909 thru 1N3913, MR1396			
DC Forward Voltage Drop ($I_F = 30 \text{ Adc}$, $T_A = 25^\circ \text{C}$)	V_F	1.4	Vdc
DC Reverse Current (Rated V_R)	I_R	0.08 10	mA

1N4933 thru 1N4937 (continued)

REVERSE RECOVERY TIME CHARACTERISTICS

Characteristics	Symbol	Max Limit	Unit
Maximum Reverse Recovery Time ($I_F = 1.0$ Amp min, Figure 2 test circuit) All Types	t_{rr}	0.2	μ s
Maximum Overshoot Current (Figure 2)	I_{os}	2.0	Amp
1N4933, MR830, 1N3879, 1N3889 Series MR1386, MR1367		2.0	
1N3890, 1N3909 Series MR1386, MR1396		3.0	

FIGURE 1 — TYPICAL RECOVERY PATTERN





FIGURE 2 — TEST CIRCUIT



- A - TEKTRONIX 545A, K PLUG-IN
FIVE AMP, P6000 PROBE OR EQUIVALENT
- R_1 - ADJUST TO APPROXIMATELY 1.4 Ω
TO GIVE A MAX I_{os} WHICH IS NOT GREATER
THAN THE MAX SPECIFIED VALUE. t_{rr} IS
THEN MEASURED.
- R_2 - TEN 1.0 W, 10 Ω , 1 1/2 CARBON COMPOUND
RESISTORS IN PARALLEL
- T_A - 25 \pm 10 $^{\circ}$ C FOR RECTIFIER
MINIMIZE ALL LEAD LENGTHS

1.8 Acs FROM CONSTANT VOLTAGE SUPPLY
RIPPLE - 3.0 mV RMS MAX
 Z_{out} - 1/2 Ω Max dc to 2.0 kHz.

FIGURE 3 — MAXIMUM CURRENT RATING





FIGURE 4 — MAXIMUM ALLOWABLE SURGE CURRENT




MR810 thru MR812 (SILICON)
MR814, MR816, MR840 thru MR842
MR844, MR846, MR880 thru MR882
MR884, MR886, MR890 thru MR892
MR894, MR896

$I_O = 0.75-30 \text{ A}$
 $V_R = 50-600 \text{ V}$



MR840 thru MR842
 MR844, MR846
CASE 60



MR810 thru MR812
 MR814, MR816
CASE 59

Fast recovery silicon rectifiers designed for special applications such as high frequency rectification, inverters, free-wheeling diodes, and other fast switching circuits. A complete line of rectifiers having typical recovery time of 0.5 microseconds providing high efficiency at frequencies of 50 kHz and higher.



MR890 thru MR892
 MR894, MR896

CASE 42
 (DO-5)



MR880 thru MR882
 MR884, MR886

CASE 56A (DO-4)

MAXIMUM RATINGS

I_O^* Ampere	$I_{FM}(\text{surge})^{**}$ Ampere	$V_{RM}(\text{rep})', V_{RM}(\text{wkg})', V_R$ (volts)				
		50	100	200	400	600
0.75	30	MR810	MR811	MR812	MR814	MR816
3.0	100	MR840	MR841	MR842	MR844	MR846
12	200	MR880	MR881	MR882	MR884	MR886
30	350	MR890	MR891	MR892	MR894	MR896

* Figure 3 ** Figure 4

THERMAL CHARACTERISTICS

Characteristics	Symbol	Max Limit	Units
Maximum Junction Operating Temperature Range	T_J	-65 to +150	$^{\circ}\text{C}$
Maximum Case Storage Temperature Range	T_{stg}	-65 to +175	$^{\circ}\text{C}$

MR810 thru MR812 (continued)

ELECTRICAL CHARACTERISTICS

Characteristic	Symbol	Max Limit	Unit
MR810 - MR816			
DC Forward Voltage Drop ($I_F = 1.0 \text{ Adc}$, $T_A = 25^\circ \text{C}$)	V_F	1.4	Vdc
DC Reverse Current (Rated V_R) $T_A = 25^\circ \text{C}$ $T_A = 100^\circ \text{C}$	I_R	0.01 0.2	mA
MR840 - MR846			
DC Forward Voltage Drop ($I_F = 3.0 \text{ Adc}$, $T_A = 25^\circ \text{C}$)	V_F	1.4	Vdc
DC Reverse Current (Rated V_R) $T_A = 25^\circ \text{C}$ $T_A = 100^\circ \text{C}$	I_R	0.075 3.5	mA
MR880 - MR886			
DC Forward Voltage Drop ($I_F = 12 \text{ Adc}$, $T_C = 25^\circ \text{C}$)	V_F	1.4	Vdc
DC Reverse Current (Rated V_R) $T_C = 25^\circ \text{C}$ $T_C = 100^\circ \text{C}$	I_R	0.5 4.0	mA
MR890 - MR896			
DC Forward Voltage Drop ($I_F = 30 \text{ Adc}$, $T_C = 25^\circ \text{C}$)	V_F	1.4	Vdc
DC Reverse Current (Rated V_R) $T_C = 25^\circ \text{C}$ $T_C = 100^\circ \text{C}$	I_R	1.2 15	mA

MR810 thru MR812 (continued)

REVERSE RECOVERY TIME CHARACTERISTICS

Characteristic	Symbol	Max Limit	Unit
Maximum Reverse Recovery Time ($t_{rr} = 1$ Amp min, Figure 2 test circuit) All Types	t_{rr}	1.0	μ s
Maximum Overshoot Current (Figure 2) MR810, 840, 880 Series MR890 Series	I_{os}	2.0	Amp
		3.0	

FIGURE 1 — TYPICAL RECOVERY PATTERN





FIGURE 2 — t_{rr} TEST CIRCUIT



A - TEKTRONIX 545A, K PLUG-IN PRE-AMP, P6000 PROBE OR EQUIVALENT
 ADJUST TO APPROXIMATELY 1.4 Ω
 R_1 - TO GIVE A MAX I_{os} WHICH IS NOT GREATER THAN THE MAX SPECIFIED VALUE. I_{os} IS THEN MEASURED.

R_2 - TEN 1.0 W, 10 Ω , 1% CARBON COMPOUND RESISTORS IN PARALLEL

$T_A = 25^{+10}_{-0}$ °C FOR RECTIFIER
 MINIMIZE ALL LEAD LENGTHS

1.0 Ade FROM CONSTANT VOLTAGE SUPPLY
 RIPPLE - 3.0 mV RMS MAX
 $Z_{out} = 1/2 \Omega$ Max dc to 2.0 kHz.

FIGURE 3 — MAXIMUM CURRENT RATING





FIGURE 4 — MAXIMUM ALLOWABLE SURGE CURRENT





THYRISTORS and TRIGGERS

SILICON CONTROLLED RECTIFIERS, 4-LAYER DIODES, UNIUNCTION TRANSISTORS

THE FOLLOWING THYRISTORS
ARE INCLUDED IN THIS SECTION

SILICON CONTROLLED RECTIFIERS

2N2322	2N4200	2N4216	2N5062
2N2323	2N4201	2N4441	2N5063
2N2324	2N4202	2N4442	MCR1906-1
2N2325	2N4203	2N4443	MCR1906-2
2N2326	2N4204	2N4444	MCR1906-3
2N4151	2N4212	2N4870	MCR1906-4
thru	2N4213	2N4871	MCR2818
2N4198	2N4214	2N5060	MCR2835
2N4199	2N4215	2N5061	MCR2918
			MCR2935

UNIUNCTION TRANSISTORS

2N2646
2N2647
2N3980
2N4851
2N4852
2N4853

4-LAYER DIODES

M4L20M-3
thru
50M-28
M4L20-3
thru
50-28
M4L20A
thru
50A

3-LAYER DIODES

MPT28
MPT32
MPT36

2N2322 thru 2N2326 (SILICON)

$I_f = 1.6 \text{ A RMS}$
 $V_{RXM(rep)} = 25\text{-}200 \text{ V}$



All-diffused PNP thyristors designed for gating operation in mA/ μ A signal or detection circuits.

CASE 31A
(TO-5)

MAXIMUM RATINGS* ($T_j = 125^\circ\text{C}$ unless otherwise noted, $R_{\theta JK} = 1000$ ohms)

Rating	Symbol	Value	Unit
Peak Reverse Blocking Voltage (Note 1)	$V_{RXM(rep)}$	25	Volts
2N2322		50	
2N2323		100	
2N2324		150	
2N2325		200	
Non-Repetitive Peak Reverse Blocking Voltage ($t < 5.0 \text{ ms}$)	$V_{RXM(non-rep)}$	40	Volts
2N2322		75	
2N2323		150	
2N2324		225	
2N2325		300	
Forward Current RMS (All Conduction Angles)	I_f	1.6	Amp
Peak Surge Current (One-Half Cycle, 60 Hz) No Repetition Until Thermal Equilibrium is Restored	$I_{FM(surge)}$	15	Amp
Peak Gate Power — Forward	P_{GFM}	0.1	Watt
Average Gate Power — Forward	$P_{GF(AV)}$	0.01	Watt
Peak Gate Current — Forward	I_{GFM}	0.1	Amp
Peak Gate Voltage — Forward	V_{GFM}	6.0	Volts
Reverse	V_{GRM}	6.0	
Operating Junction Temperature Range	T_j	-65 to +125	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-65 to +150	$^\circ\text{C}$
Lead Solder Temperature ($> 1/16''$ from case, 10 sec. max)	-	+230	$^\circ\text{C}$

* JEDEC Registered Values

2N2322 thru 2N2326 (continued)

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted, $R_{\theta JC} = 1000$ ohms)

Characteristic	Symbol	Min	Max	Unit
Peak Forward Blocking Voltage (Note 1) 2N2322 2N2323 2N2324 2N2325 2N2326	V_{FXM}	25* 50* 100* 150* 200*	- - - - -	Volts
Peak Reverse Blocking Current (Rated V_{RXM} , $T_J = 125^\circ\text{C}$)	I_{RXM}	-	100*	μA
Peak Forward Blocking Current (Rated V_{FXM} , $T_J = 125^\circ\text{C}$)	I_{FXM}	-	100*	μA
Forward "On" Voltage ($I_F = 1.0$ A Peak) ($I_F = 3.14$ A Peak, $T_C = 85^\circ\text{C}$)	V_F	- -	1.5 2.0*	Volts
Gate Trigger Current (Note 2) (Anode Voltage = 6.0 Vdc, $R_L = 100$ ohms) (Anode Voltage = 6.0 Vdc, $R_L = 100$ ohms, $T_C = -65^\circ\text{C}$)	I_{GT}	- -	200 350*	μA
Gate Trigger Voltage (Anode Voltage = 6.0 V, $R_L = 100$ ohms) (Anode Voltage = 6.0 V, $R_L = 100$ ohms, $T_C = -65^\circ\text{C}$) (Anode Voltage = Rated V_{FXM} , $R_L = 100$ ohms, $T_J = 125^\circ\text{C}$)	V_{GT}	- - 0.1*	0.8 1.0* -	Volts
Holding Current (Anode Voltage = 6.0 V) (Anode Voltage = 6.0 V, $T_C = -65^\circ\text{C}$) (Anode Voltage = 6.0 V, $T_C = 125^\circ\text{C}$)	I_{HX}	- - 0.15*	2.0 3.0* -	mA
Turn-On Time	t_{on}	Circuit dependent, consult manufacturer		
Turn-Off Time	t_{off}			

* JEDEC Registered Values

Notes: 1. V_{RXM} and V_{FXM} can be applied for all types on a continuous dc basis without incurring damage.

2. $R_{\theta JC}$ current is not included in measurement.

Thyristor devices shall not be tested with a constant current source for forward or reverse blocking capability such that the voltage applied exceeds the rated blocking voltage.

Thyristor devices shall not have a positive bias applied to the gate concurrently with a negative potential applied to the anode.

FIGURE 1 — CASE TEMPERATURE vs CURRENT








FIGURE 2 — AMBIENT TEMPERATURE vs CURRENT



2N4151 thru 2N4198 (SILICON)

$I_f = 8 \text{ A}$
 $V_{ROM(rep)} = 25-600 \text{ V}$



2N4151-58
CASE 85

2N4159-66
CASE 85L

2N4167-74
CASE 86

2N4175-82
CASE 86L

2N4183-90
CASE 87L

2N4191-98
CASE 88L

Multi-purpose silicon controlled rectifiers suited for industrial, consumer, and military applications. Offered in a choice of space-saving, economical packages for mounting versatility.

MAXIMUM RATINGS

(Apply over operating temperature range and for all case types unless otherwise noted)

Rating	Symbol	Value	Unit
Peak Reverse Blocking Voltage*† 2N4151, 59, 67, 75, 83, 91 2N4152, 60, 68, 76, 84, 92 2N4153, 61, 69, 77, 85, 93 2N4154, 62, 70, 78, 86, 94 2N4155, 63, 71, 79, 87, 95 2N4156, 64, 72, 80, 88, 96 2N4157, 65, 73, 81, 89, 97 2N4158, 66, 74, 82, 90, 98	$V_{ROM(rep)}^{*†}$	25 50 100 200 300 400 500 600	Volts
Non-repetitive Peak Reverse Blocking Voltage 2N4151, 59, 67, 75, 83, 91 2N4152, 60, 68, 76, 84, 92 2N4153, 61, 69, 77, 85, 93 2N4154, 62, 70, 78, 86, 94 2N4155, 63, 71, 79, 87, 95 2N4156, 64, 72, 80, 88, 96 2N4157, 65, 73, 81, 89, 97 2N4158, 66, 74, 82, 90, 98	$V_{ROM(non-rep)}$	75 100 150 300 400 500 600 700	Volts
Forward Current RMS	I_f	8.0	Amp
Circuit Fusing Considerations ($T_J = -40$ to $+100^\circ\text{C}$; $t \leq 8.3$ ms)	i^2t	40	A^2s
Peak Forward Surge Current † (One cycle, 60 Hz, $T_J = -40$ to $+100^\circ\text{C}$)	$I_{FM(surge)}^\dagger$	100	Amp
Peak Forward Gate Power †	P_{GFM}^\dagger	5.0	Watt
Average Forward Gate Power †	$P_{GF(AV)}^\dagger$	0.5	Watt
Peak Forward Gate Current †	I_{GFM}^\dagger	2.0	Amp
Peak Gate Voltage — Forward** Reverse	V_{GFM}^{**} V_{GRM}	10 10	Volts
Operating Temperature Range †	T_J^\dagger	-40 to +100	$^\circ\text{C}$
Storage Temperature Range †	T_{stg}^\dagger	-40 to +150	$^\circ\text{C}$
Stud Torque	2N4167-2N4182	15	in. lb.

2N4151 thru 2N4198 (continued)

THERMAL CHARACTERISTICS

Characteristic	Symbol	Typ	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	1.5	2.5 †	°C/W
Thermal Resistance, Case to Ambient (See Fig. 11) 2N4151-66, 2N4183-98	θ_{CA}	50	—	°C/W

*V_{ROM}(rep) for all types can be applied on a continuous dc basis without incurring damage. Ratings apply for zero or negative gate voltage. Devices should not be tested for blocking capability in a manner such that the voltage applied exceeds the rated blocking voltage.

**Devices should not be operated with a positive bias applied to the gate concurrently with a negative potential applied to the anode.

† JEDEC Registered Values

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
Peak Forward Blocking Voltage † (T _J = 100°C)	V _{FOM} †	25 50 100 200 300 400 500 600	—	Volts
Peak Forward Blocking Current † (Rated V _{FOM} @ T _J = 100°C, gate open)	I _{FOM} †	—	2.0	mA
Peak Reverse Blocking Current † (Rated V _{ROM} @ T _J = 100°C, gate open)	I _{ROM} †	—	2.0	mA
Gate Trigger Current (Continuous dc)** (Anode Voltage = 7.0 Vdc, R _L = 100 Ω) (Anode Voltage = 7.0 Vdc, R _L = 100 Ω, T _C = -40°C) †	I _{GT} **	—	20 50 †	mA
Gate Trigger Voltage (Continuous dc) (Anode Voltage = 7.0 Vdc, R _L = 100 Ω) (Anode Voltage = 7.0 Vdc, R _L = 100 Ω, T _C = -40°C) † (Anode Voltage = 7.0 Vdc, R _L = 100 Ω, T _J = 100°C) †	V _{GT}	—	1.5 2.5 † 0.2 †	Volts
Forward "On" Voltage (pulsed, 1.0 ms max, duty cycle ≤ 1%) (I _F = 5.0 A) (I _F = 15.7 A) †	V _F	—	1.3 2.0 †	Volts
Holding Current (Anode Voltage = 7.0 Vdc, gate open) (Anode Voltage = 7.0 Vdc, gate open, T _C = -40°C) †	I _{HO}	—	25 60 †	mA
Turn-On Time (t _d + t _r) (I _G = 20 mAdc, I _F = 5.0 Adc)	t _{on}	Typical 1.0		μs
Turn-Off Time (I _F = 5.0 Adc, I _R = 5.0 Adc) (I _F = 5.0 Adc, I _R = 5.0 Adc, T _J = 100°C) (V _{FXM} = rated voltage) (dv/dt = 30 V/μs)	t _{off}	15 25		μs
Forward Voltage Application Rate (Gate open, T _J = 100°C)	dv/dt	50		V/μs

*V_{FOM} for all types can be applied on a continuous dc basis without incurring damage. Ratings apply for zero or negative gate voltage. These devices should not be tested with a constant current source for forward or reverse blocking capability such that the voltage applied exceeds the rated blocking voltage.

**For optimum operation, i.e. faster turn-on, lower switching losses, best di/dt capability, recommended I_{GT} = 200 mA.

† JEDEC Registered Values

2N4151 thru 2N4198 (continued)

EFFECT OF TEMPERATURE UPON TYPICAL TRIGGER CHARACTERISTICS

FIGURE 1 — GATE TRIGGER CURRENT





FIGURE 2 — GATE TRIGGER VOLTAGE



MAXIMUM ALLOWABLE NON-RECURRENT SURGE CURRENT

FIGURE 3 — 60 Hz SURGES




FIGURE 4 — SUB-CYCLE SURGES




FIGURE 5 — GATE TRIGGER CHARACTERISTICS





FIGURE 6 — TYPICAL HOLDING CURRENT



*Heat sink sufficient to maintain allowable case temperature for 180 degree conduction angle during normal operation, see Figure 7.

2N4151 thru 2N4198 (continued)

DERATING AND DISSIPATION FOR RESISTIVE AND INDUCTIVE LOADS (f = 60 to 400 Hz, SINE WAVE)

FIGURE 7 — CURRENT DERATING




FIGURE 8 — FORWARD POWER DISSIPATION




FIGURE 9 — FORWARD CONDUCTION CHARACTERISTICS




FIGURE 10 — TYPICAL THERMAL RESISTANCE OF PLATES





FIGURE 11 — CASE-TO-AMBIENT THERMAL RESISTANCE



2N4199 thru 2N4204

**$I_{FM(rep)} = 100\text{ A}$
 $V_{ROM(rep)} = 50\text{ V}$**



CASE 63

Fast switching, high-voltage Thyristors especially designed for pulse modulator applications in radar and other similar equipment.

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Peak Reverse Blocking Voltage* ($T_J=105^\circ\text{C}$)	$V_{ROM(rep)}$ *	50	Volts
Repetitive Peak Forward Current ($PW = 3.0\ \mu\text{s}$, Duty Cycle = 0.6%, $T_C = 85^\circ\text{C}$ max)	$I_{FM(rep)}$	100	Amp
Current Application Rate**	di/dt^{**}	5000	A/ μs
Peak Gate Power-Forward	P_{GFM}	20	Watts
Average Gate Power-Forward	$P_{GF(AV)}$	1.0	Watt
Peak Gate Current-Forward	I_{GFM}	5.0	Amp
Peak Gate Voltage-Forward	V_{GFM}	10	Volts
Reverse ***	V_{GRM}^{***}	10	
Operating Junction Temperature Range Blocking State Conducting State	T_J	-65 to +105 -65 to +200	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-65 to +200	$^\circ\text{C}$
Stud Torque	—	15	in. lb.

*Characterized for unilateral applications where reverse blocking capability is not important. Higher voltage units available upon request. $V_{ROM(rep)}$ may be applied as a continuous d c voltage for zero or negative gate voltage but positive gate voltage must not be applied concurrently with a negative potential on the anode. When checking blocking capability, do not permit the applied voltage to exceed the rated voltage.

** Minimum Gate Trigger Pulse: $i_G = 200\text{ mA}$, $PW = 1\ \mu\text{s}$, $t_r = 20\text{ ns}$.

*** Do not reverse bias gate during forward conduction if anode current exceeds 10 amperes.

2N4199 thru 2N4204 (continued)


ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Fig. No.	Symbol	Min	Max	Unit	
Peak Forward Blocking Voltage* ($T_C = 105^\circ\text{C}$)	15	V_{FOM}^*	300	—	Volts	
2N4200			400	—		
2N4201			500	—		
2N4202			600	—		
2N4203			700	—		
2N4204			800	—		
Peak Forward and Reverse Blocking Current (Rated V_{FOM} and V_{ROM} ; $T_C = 105^\circ\text{C}$, gate open)	17	I_{FOM} I_{ROM}	—	2.0	mA	
Gate Trigger Current (Continuous dc) (Anode Voltage = 7.0 Vdc, $R_L = 100$ ohms, $T_C = 25^\circ\text{C}$) (Anode Voltage = 7.0 Vdc, $R_L = 100$ ohms, $T_C = -65^\circ\text{C}$)	14	I_{GT}	—	50 100	mA	
Gate Trigger Voltage (Continuous dc) (Anode Voltage = rated V_{FOM} , $R_L = 100$ ohms, $T_C = 105^\circ\text{C}$) (Anode Voltage = 7.0 Vdc, $R_L = 100$ ohms, $T_C = 25^\circ\text{C}$) (Anode Voltage = 7.0 Vdc, $R_L = 100$ ohms, $T_C = -65^\circ\text{C}$)	12	V_{GT}	0.2	— 1.5 2.0	Volts	
Holding Current (Anode Voltage = 7.0 Vdc, gate open, $T_C = 105^\circ\text{C}$)	18	I_{HO}	3.0	—	mA	
Forward "On" Voltage ($I_f = 2$ Adc, $PW = 1.0$ ms max, Duty cycle $\leq 1\%$)	8	V_F	—	1.5	Volts	
Dynamic Forward "On" Voltage (0.5 μs after 50% decay point on dynamic forward voltage waveform.) Forward Current: 30 A pulse (PFN discharge circuit.) Gate Pulse: at 200 mA, $PW = 1.0$ μs , $t_1 = 20$ ns	7	$V_{F(on)}$	—	25	Volts	
Turn-On Time	1, 9	t_d	—	200	ns	
Delay Time			—	200		
Rise Time	1, 11	t_r	—	200	ns	
All types			—	150		
			2N4199 and 2N4200	—		130
			2N4201 2N4202 2N4203 and 2N4204	—		100
Pulse Turn-Off Time Test Conditions: PFN discharge; Forward Current = 30 A pulse; Reverse Current = 5.0 A, $T_C = 85^\circ\text{C}$, $dv/dt = 250$ V/ μs to Rated V_{FOM} ; Reverse anode voltage during turn-off interval = 0 V; Reverse gate bias during turn-off interval = 6.0 V.	2, 13	$t_{off}(\text{pulse})$	—	20	μs	
Forward Voltage Application Rate (Linear Rise of Voltage) ($T_C = 105^\circ\text{C}$, gate open)	16	dv/dt	250	—	V/ μs	
Thermal Resistance (Junction to Case)	6	θ_{jC}	—	3.0	$^\circ\text{C}/\text{W}$	

* V_{FOM} for all types can be applied on a continuous dc basis without incurring damage. Ratings apply for zero or negative gate voltage. When checking forward or reverse blocking capability, these devices should not be tested with a constant current source in a manner that the voltage applied exceeds the rated blocking voltage. Other voltage units available upon request.


TEST CIRCUITS

FIGURE 1 — TURN-ON TIME



*Two MR1337 S fast recovery diodes in series (use voltage sharing net work as described in Chapter 8 of Motorola Silicon Rectifier Handbook)

FIGURE 2 — TURN-OFF TIME



2N4199 thru 2N4204 (continued)

SWITCHING CHARACTERISTICS

FIGURE 9 -- DELAY TIME




FIGURE 11 -- CURRENT RISE TIME





FIGURE 13 -- TYPICAL TURN-OFF TIME



TRIGGERING CHARACTERISTICS

FIGURE 10 -- TYPICAL PULSE TRIGGER CHARGE/CURRENT




FIGURE 12 -- DC GATE TRIGGER VOLTAGE





FIGURE 14 -- DC GATE TRIGGER CURRENT



2N4199 thru 2N4204 (continued)

FIGURE 15 — TYPICAL BLOCKING VOLTAGE DERATING




FIGURE 16 — TYPICAL dv/dt CAPABILITY




FIGURE 17 — FORWARD BLOCKING CURRENT




FIGURE 18 — HOLDING CURRENT




FIGURE 19 — TYPICAL ANODE-TO-CATHODE CAPACITANCE






FIGURE 2D — TYPICAL GATE-TO-CATHODE CAPACITANCE



2N4199 thru 2N4204 (continued)

FIGURE 3 — MAXIMUM ALLOWABLE FORWARD PULSE CURRENT



CURRENT DERATING DATA

FIGURE 4 — DERATING USING NO SWITCHING LOSSES





FIGURE 5 — DERATING USING TYPICAL SWITCHING LOSSES



DESIGN NOTE

Use of Transient Thermal Resistance Data

A train of periodical power pulses can be represented by the model shown in Fig. A. Using the model and the device thermal response, the normalized effective transient thermal resistance of Fig. 6 was calculated for various duty cycles from:

$$r(t) = D + (1 - D) \cdot r(t_A + t_p) + r(t_A) - r(t_p)$$

To find $\theta_{JC}(t)$ multiply the value obtained from Fig. 6 by the steady-state value $\theta_{JC}(\infty)$. Use 3°C/W for worst-case results; use 2°C/W for typical information.

DESIGN EXAMPLE

A 2N4199 discharging a PFN, transient power pulse shown in Fig. C. Conditions: $V_{AK} = 150$ V, $I_{PK} = 44$ A, $f = 5000$ Hz.

Determine: ΔT

Method 1: (See Fig. A) $P_A t_A$ is chosen to have the same energy as the actual power pulse, i.e.: the area under the curves are equal. P_A equals the peak of the actual power pulse. At a pulse repetition frequency of 5000 Hz and $T_A = 2.14 \mu s$ ($D = 0.0107$), the reading on Fig. 6 is 0.039.

$$\Delta T = r(t) \theta_{JC}(\infty) P_A = (0.039) (3) (1000) = 120^\circ C.$$

Method 2: For a power waveform where the time of the peak power is short compared to the total transient, the foregoing method results in an overly large safety factor. A pulse model closer to the real case is shown in Fig. B. Using the transient thermal resistance information for $D = 0$ in Fig. 6, $\Delta T(t_A)$ and $\Delta T(t_2)$ can be evaluated from


$$\Delta T(t_A) = \left[P_1 [r(T_1) + (1 - D_1) \cdot r(T + T_1) + D - r(T)] + P_2 [(1 - D_2) \cdot r(T) + D_2 - r(T - T_2)] \right] \theta_{JC}(\infty)$$

$$\Delta T(t_2) = \left[P_1 [r(T_1 + T_2) + (1 - D_1) \cdot r(T + T_1 + T_2) - r(T + T_2) - r(T_2)] + P_2 [r(T_2) + (1 - D_2) \cdot r(T + T_2) + D_2 - r(T)] \right] \theta_{JC}(\infty)$$

The two results are compared; the one with higher value is taken for worst case design. For the problem, values for the equivalent pulses of Fig. B are $P_1 = 1000$ W, $P_2 = 700$ W, $T_1 = 1.05 \mu s$, $T_2 = 1.55 \mu s$, $D_1 = 5.25(10^{-3})$, $D_2 = 7.75(10^{-3})$.

2N4199 thru 2N4204 (continued)

FIGURE 6 — NORMALIZED EFFECTIVE TRANSIENT THERMAL RESISTANCE



FORWARD "ON" VOLTAGE DATA

FIGURE 7 — TYPICAL DYNAMIC FORWARD "ON" VOLTAGE





FIGURE 8 — MAXIMUM STEADY-STATE



$$\Delta T(t_2) = \left[1000 [0.0205 + (1 - 5.25 \cdot 10^{-3}) 0.27 + 5.25 \cdot 10^{-3} \cdot 0.27] + 700 [(1 - 7.75 \cdot 10^{-3}) 0.27 + 7.75 \cdot 10^{-3} \cdot 0.27] \right] 3 = 93.51^{\circ}C$$

$$\Delta T(t_2) = \left[1000 [0.032 + (1 - 5.25 \cdot 10^{-3}) 0.27 + 5.25 \cdot 10^{-3} \cdot 0.27 - 0.0205] + 700 [0.025 + (1 - 7.75 \cdot 10^{-3}) 0.27 + 7.75 \cdot 10^{-3} \cdot 0.27] \right] 3 = 105.6^{\circ}C$$







FIGURE A — SIMPLE MODEL

FIGURE B — MORE ACCURATE MODEL

FIGURE C — AN ACTUAL TRANSIENT POWER PULSE

2N4212 thru **2N4216** (SILICON)

$I_f = 1.6 \text{ A}$
 $V_{RXM(rep)} = 25\text{-}200 \text{ V}$



CASE 31A
(TO-5)

PNPN thyristors (silicon controlled rectifiers) designed for operation in mA/ μ A signal or detection circuits.

MAXIMUM RATINGS * ($T_J = 125^\circ \text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Peak Reverse Blocking Voltage (Note 1)	$V_{RXM(rep)}$	25	Volt
2N4212		50	
2N4213		100	
2N4214		150	
2N4215		200	
2N4216			
Forward Current RMS (All Conduction Angles)	I_f	1.6	Amp
Peak Surge Current (One Cycle, 60 Hz) No Repetition until Thermal Equilibrium is Restored	$I_{FM(surge)}$	15	Amp
Peak Gate Power - Forward	P_{GFm}	0.1	Watt
Average Gate Power - Forward	$P_{GF(AV)}$	0.01	Watt
Peak Gate Current - Forward	I_{GFm}	0.1	Amp
Peak Gate Voltage - Forward	V_{GFm}	6.0	Volt
Reverse	V_{GRM}	6.0	
Operating Junction Temperature Range	T_J	-65 to +125	$^\circ \text{C}$
Storage Temperature Range	T_{stg}	-65 to +150	$^\circ \text{C}$
Lead Solder Temperature ($> 1/16''$ from case, 10 sec. max)	-	+230	$^\circ \text{C}$

* JEDEC Registered Values.

2N4212 thru 2N4216 (continued)

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted, $R_{GK} = 1000$ ohms)

Characteristics	Symbol	Min	Max	Unit
Peak Forward Blocking Voltage (Note 1) 2N4212 2N4213 2N4214 2N4215 2N4216	V_{FXM}	25* 50* 100* 150* 200*	-	Volt
Peak Reverse Blocking Current (Rated V_{RXM} , $T_J = 125^\circ\text{C}$)	I_{RXM}	-	200*	μA
Peak Forward Blocking Current (Rated V_{FXM} , $T_J = 125^\circ\text{C}$)	I_{FXM}	-	200*	μA
Forward "On" Voltage ($I_F = 1.0$ A dc peak)	V_F	-	1.5*	Volt
Gate Trigger Current (Note 2) (Anode Voltage = 7.0 V, $R_L = 100$ ohms) ($T_C = 25^\circ\text{C}$) ($T_C = -65^\circ\text{C}$)	I_{GT}	-	100 300*	μA dc
Gate Trigger Voltage (Anode Voltage = 7.0 V, $R_L = 100$ ohms, $T_C = 25^\circ\text{C}$) (Anode Voltage = 7.0 V, $R_L = 100$ ohms, $T_C = -65^\circ\text{C}$) (Anode Voltage = Rated V_{FXM} , $R_L = 100$ ohms, $T_J = 125^\circ\text{C}$)	V_{GT} V_{GT} V_{GNT}	- - 0.1*	0.8 1.0*	Volt
Holding Current (Anode Voltage = 7.0 V) $T_C = 25^\circ\text{C}$ $T_C = -65^\circ\text{C}$	I_{HX}	-	3.0 7.0*	mA
Turn-On Time	t_{on}	Circuit dependent, consult manufacturer		
Turn-Off Time	t_{off}			

* JEDEC Registered Values

- Notes: 1. V_{RXM} and V_{FXM} can be applied for all types on a continuous dc basis without incurring damage.
2. R_{GK} current is not included in measurement.

Thyristor devices shall not be tested with a constant current source for forward or reverse blocking capability such that the voltage applied exceeds the rated blocking voltage.

Thyristor devices shall not have a positive bias applied to the gate concurrently with a negative potential applied to the anode.

FIGURE 1 — CASE TEMPERATURE vs CURRENT






FIGURE 2 — AMBIENT TEMPERATURE vs CURRENT



2N4441 thru 2N4444 (SILICON)

$I_f = 8.0 \text{ A}$

$V_{ROM(rep)} = 50-600 \text{ V}$



CASE 90

Plastic thyristors (silicon controlled rectifiers) designed for high-volume consumer phase-control applications such as motor speed, temperature, and light controls and for switching applications in ignition and starting systems, voltage regulators, vending machines, and lamp drivers, etc.

MAXIMUM RATINGS ($T_J = 100^\circ \text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Peak Reverse Blocking Voltage (Note 1)	$V_{ROM(rep)}$	2N4441 50	Volts
2N4442 200			
2N4443 400			
2N4444 600			
Peak Reverse Blocking Voltage (Non-Recurrent, $t = 5.0 \text{ ms}$ (max) duration)	$V_{ROM(non rep)}$	2N4441 75	Volts
2N4442 300			
2N4443 500			
2N4444 700			
Forward Current RMS (All Conduction Angles)	I_f	8.0	Amps
Peak Forward Surge Current (1/2 cycle, 60 Hz, $T_J = -40 \text{ to } +100^\circ \text{C}$)	$I_{FM(surge)}$	80	Amps
Circuit Fusing Considerations ($T_J = -40 \text{ to } +100^\circ \text{C}$; $t = 1.0 \text{ to } 8.3 \text{ ms}$)	$I^2 t$	25	$\text{A}^2 \text{s}$
Peak Gate Power - Forward	P_{GFM}	5.0	Watts
Average Gate Power - Forward	$P_{GF(AV)}$	0.5	Watt
Peak Gate Current - Forward	I_{GFM}	2.0	Amps
Peak Gate Voltage - Forward	V_{GFM}	10	Volts
Reverse	V_{GRM}	10	
Operating Junction Temperature Range	T_J	-40 to +100	$^\circ \text{C}$
Storage Temperature Range	T_{stg}	-40 to +150	$^\circ \text{C}$
Mounting Torque (6-32 screw) (Note 2)	-	12	in. lb.

2N4441 thru 2N4444 (continued)

ELECTRICAL CHARACTERISTICS (T_c = 25°C unless otherwise noted)

Characteristics	Symbol	Min	Typ	Max	Unit
Peak Forward Blocking Voltage (T _J = 100°C) Note 1	V _{FOM}	50 200 400 600	- - - -	- - - -	Volts
Peak Forward Blocking Current (Rated V _{FOM} @ T _J = 100°C, gate open)	I _{FOM}	-	-	2.0	mA
Peak Reverse Blocking Current (Rated V _{ROM} @ T _J = 100°C, gate open)	I _{ROM}	-	-	2.0	mA
Forward "On" Voltage (I _F = 5.0 A peak) (I _F = 15.7 A peak)	V _F	- -	1.0 -	1.5 2.5 †	Volts
Gate Trigger Current (Continuous dc) (Anode Voltage = 7.0 Vdc, R _L = 100 ohms) T _C = 25°C T _C = -40°C	I _{GT}	- -	10 -	30 60 †	mA
Gate Trigger Voltage (Continuous dc) (Anode Voltage = 7.0 Vdc, R _L = 100 ohms) T _C = 25°C (Anode Voltage = 7.0 Vdc, R _L = 100 ohms) T _C = -40°C (Anode Voltage = Rated V _{FOM} , R _L = 100 ohms) T _J = 100°C	V _{GT} V _{GT} V _{GNT}	- - 0.2 †	0.7 - -	1.5 2.5 † -	Volts
Holding Current (Anode Voltage = 7.0 Vdc, gate open) T _C = 25°C T _C = -40°C	I _{HO}	- -	10 -	40 70 †	mA
Turn-On Time (I _F = 5.0 A, I _{GT} = 20 mA)	t _{on}	-	1.0	-	μs
Turn-Off Time (I _F = 5.0 A, I _R = 5.0 A) (I _F = 5.0 A, I _R = 5.0 A, T _J = 100°C)	t _{off}	- -	15 20	- -	μs
Forward Voltage Application Rate (T _J = 100°C)	dv/dt	-	50	-	V/μs
Thermal Resistance, Junction to Case	θ _{JC}	-	-	2.5	°C/W
Thermal Resistance, Case to Ambient	θ _{CA}	-	40	-	°C/W

†JEDEC registered, non-production line tests.

FIGURE 1 — CURRENT DERATING — HALF WAVE






FIGURE 2 — TYPICAL PARAMETER VARIATIONS vs TEMPERATURE



2N5060 thru 2N5063

$I_f = 0.8 \text{ A}$

$V_{RXM(rep)} = 30-150 \text{ V}$



PNPN plastic thyristors (silicon controlled rectifiers) designed for operation in low voltage mA/ μ A switching and detection circuits.

CASE 29 (10)
(TO- 92)

MAXIMUM RATINGS ($T_J = 125^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Peak Reverse Blocking Voltage (Note 1)	$V_{RXM(rep)}$		Volt
2N5060		30	
2N5061		60	
2N5062		100	
2N5063		150	
Forward Current RMS	I_f	0.8	Amp
Peak Surge Current (One Cycle, 60 Hz) No Repetition until Thermal Equilibrium is Restored	$I_{FM(surge)}$	6.0	Amp
Peak Gate Power - Forward	P_{GFM}	0.1	Watt
Average Gate Power - Forward	$P_{GF(AV)}$	0.01	Watt
Peak Gate Current - Forward (300 μ s, 120 PPS)	I_{GFM}	1.0	Amp
Peak Gate Voltage - Forward	V_{GFM}	5.0	Volt
Reverse	V_{GRM}	5.0	
Operating Junction Temperature Range	T_J	-65 to +125	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-65 to +150	$^\circ\text{C}$
Lead Solder Temperature ($> 1/16''$ from case, 10 sec. max)		+230	$^\circ\text{C}$

2N5060 thru 2N5063 (continued)

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted, $R_{GK} = 1000$ ohms)

Characteristic	Symbol	Min	Max	Unit
Peak Forward Blocking Voltage (Note 1) 2N5060 2N5061 2N5062 2N5063	V_{FXM}	30* 60* 100* 150*	- - - -	Volt
Peak Reverse Blocking Current (Rated V_{RXM} , $T_J = 125^\circ\text{C}$)	I_{RXM}	-	50*	μA
Peak Forward Blocking Current (Rated V_{FXM} , $T_J = 125^\circ\text{C}$)	I_{FXM}	-	50*	μA
Forward "On" Voltage ($I_F = 1.0$ A Peak)	V_F	-	1.7*	Volt
Gate Trigger Current (Note 2) (Anode Voltage = 7.0 V, $R_L = 100$ ohms) ($T_C = 25^\circ\text{C}$) ($T_C = -65^\circ\text{C}$)	I_{GT}	-	200 350*	$\mu\text{A dc}$
Gate Trigger Voltage (Anode Voltage = 7.0 V, $R_L = 100$ ohms, $T_C = 25^\circ\text{C}$) (Anode Voltage = 7.0 V, $R_L = 100$ ohms, $T_C = -65^\circ\text{C}$) (Anode Voltage = Rated V_{FXM} , $R_L = 100$ ohms, $T_J = 125^\circ\text{C}$)	V_{GT}	- - 0.1*	0.8 1.2*	Volt
Holding Current (Anode Voltage = 7.0 V) $T_C = 25^\circ\text{C}$ $T_C = -65^\circ\text{C}$	I_{HX}	-	5.0 10*	mA
Turn-On Time	t_{on}	Circuit dependent, consult manufacturer		
Turn-Off Time	t_{off}			

*JEDEC Registered Values

- Notes: 1. V_{RXM} and V_{FXM} can be applied for all types on a continuous dc basis without incurring damage.
2. R_{GK} current is not included in measurement.

Thyristor devices shall not be tested with a constant current source for forward or reverse blocking capability such that the voltage applied exceeds the rated blocking voltage.

Thyristor devices shall not have a positive bias applied to the gate concurrently with a negative potential applied to the anode.

FIGURE 1 — CURRENT DERATING






FIGURE 2 — POWER DISSIPATION



MCR1906-1 thru MCR1906-4 (SILICON)

$I_f = 1.6 \text{ A}$
 $V_{RXM(rep)} = 25-200 \text{ V}$



Thyristors (silicon controlled rectifiers) designed for applications in control systems and sensing circuits where low level gating and holding characteristics are necessary.

CASE 31A
(TO-5)

MAXIMUM RATINGS ($T_J = 100^\circ \text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Peak Reverse Blocking Voltage (Note 1)	$V_{RXM(rep)}$		Volt
MCR1906-1		25	
MCR1906-2		50	
MCR1906-3		100	
MCR1906-4	200		
Forward Current RMS (All Conduction Angles)	I_f	1.6	Amp
Peak Forward Surge Current (One Cycle, 60 Hz, $T_J = -40$ to $+100^\circ \text{C}$) No Repetition Until Thermal Equilibrium is Restored	$I_{FM(surge)}$	15	Amp
Peak Gate Power Forward	P_{GFM}	0.1	Watt
Average Gate Power Forward	$P_{GF(AV)}$	0.01	Watt
Peak Gate Current Forward	I_{GFM}	0.1	Amp
Peak Gate Voltage - Forward	V_{GFM}	6.0	Volt
Reverse	V_{GRM}	6.0	
Operating Junction Temperature Range	T_J	-65 to +100	$^\circ \text{C}$
Storage Temperature Range	T_{stg}	-65 to +150	$^\circ \text{C}$
Lead Solder Temperature (> 1/16" From Case, 10 sec. max.)	-	+230	$^\circ \text{C}$

MCR1906-1 thru MCR1906-4 (continued)



ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted, $R_{CK} = 1000$ ohms)

Characteristics	Symbol	Min	Max	Unit
Peak Forward Blocking Voltage (Note 1) MCR1906-1 MCR1906-2 MCR1906-3 MCR1906-4	V_{FXM}	25 50 100 200	- - - -	Volt
Peak Reverse Blocking Current (Rated V_{RXM} , $T_J = 100^\circ\text{C}$)	I_{RXM}	-	500	μA
Peak Forward Blocking Current (Rated V_{FXM} , $T_J = 100^\circ\text{C}$)	I_{FXM}	-	500	μA
Forward "On" Voltage ($I_F = 1.0$ Adc peak)	V_F	-	1.75	Volt
Gate Trigger Current (Note 2) (Anode Voltage = 7.0 V, $R_L = 100$ ohms)	I_{GT}	-	1.0	mAdc
Gate Trigger Voltage (Anode Voltage = 7.0 V, $R_L = 100$ ohms) (Anode Voltage = Rated V_{FXM} , $R_L = 100$ ohms, $T_J = 100^\circ\text{C}$)	V_{GT} V_{GNT}	- 0.1	1.0 -	Volt
Holding Current (Anode Voltage = 7.0 V)	I_{HX}	-	5.0	mA
Turn-On Time	t_{on}	Circuit dependent, consult manufacturer		
Turn-Off Time	t_{off}			

- Notes:
- V_{RXM} and V_{FXM} can be applied for all types on a continuous dc basis without incurring damage.
 - R_{CK} current is not included in measurement.

Thyristor devices shall not be tested with a constant current source for forward or reverse blocking capability such that the voltage applied exceeds the rated blocking voltage.

Thyristor devices shall not have a positive bias applied to the gate concurrently with a negative potential applied to the anode.




MCR2818 (SERIES)

MCR2918

$I_f = 20 \text{ A}$

$V_{ROM(rep)} = 25-600 \text{ V}$



PNPN Thyristors (silicon controlled rectifiers) well suited for industrial and consumer applications such as power supplies, battery chargers, temperature, motor, light and welder controls, and protective devices. For reverse polarity add suffix "R".

CASE 91 CASE 92

MAXIMUM RATINGS ($T_J = 100^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Units
Repetitive Peak Reverse Blocking Voltage Ratings apply for zero or negative gate voltage. MCR2818 { -1 -2 -3 -4 MCR2918 { -5 -6 -7 -8	$V_{ROM(rep)}^*$ Do not apply positive gate bias concurrently with negative anode potential.	25	Volts
		50	
		100	
		200	
		300	
		400	
		500	
		600	
Non-repetitive Peak Reverse Blocking Voltage ($t < 5.0 \text{ ms}$) MCR2818 { -1 -2 -3 -4 MCR2918 { -5 -6 -7 -8	$V_{ROM(non-rep)}$	35	Volts
		75	
		150	
		300	
		400	
		500	
		600	
		700	
Forward Current RMS	I_f	20	Amp
Peak Surge Current (one cycle, 60 Hz) ($T_J = -40$ to $+100^\circ\text{C}$)	$I_{FM(surge)}$	240	Amp
Circuit Fusing Considerations ($T_J = -40$ to $+100^\circ\text{C}$) ($t = 1.0$ to 8.3 ms)	I^2t	235	A^2s
Peak Gate Power	P_{GFM}	5.0	Watt
Average Gate Power	$P_{GF(AV)}$	0.5	Watt
Peak Forward Gate Current	I_{GFM}	2.0	Amp
Peak Gate Voltage	V_{GFM} V_{GRM}	10	Volts
		10	
Operating Junction Temperature Range	T_J	-40 to +100	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-40 to +150	$^\circ\text{C}$
Stud Torque (MCR2918 Series)	—	30	in. lb.

MCR2818, MCR2918 (continued)

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristics	Symbol	Min	Typ	Max	Unit												
Peak Forward Blocking Voltage* ($T_J = 100^\circ\text{C}$)	V_{FOM}^*	25 50 100 200 300 400 500 600	-	-	Volts												
<table style="display: inline-table; vertical-align: middle;"> <tr> <td rowspan="2" style="vertical-align: middle;">MCR2818</td> <td rowspan="2" style="font-size: 3em; vertical-align: middle;">}</td> <td>-1</td> </tr> <tr> <td>-2</td> </tr> <tr> <td rowspan="6" style="vertical-align: middle;">MCR2918</td> <td rowspan="6" style="font-size: 3em; vertical-align: middle;">}</td> <td>-3</td> </tr> <tr> <td>-4</td> </tr> <tr> <td>-5</td> </tr> <tr> <td>-6</td> </tr> <tr> <td>-7</td> </tr> <tr> <td>-8</td> </tr> </table>			MCR2818	}		-1	-2	MCR2918	}	-3	-4	-5	-6	-7	-8	-	-
						MCR2818	}			-1							
			-2														
			MCR2918	}		-3											
						-4											
						-5											
						-6											
	-7																
-8																	
Peak Forward Blocking Current (Rated V_{FOM} with gate open, $T_J = 100^\circ\text{C}$)	I_{FOM}	-	1.0	5.0	mA												
Peak Reverse Blocking Current (Rated V_{ROM} with gate open, $T_J = 100^\circ\text{C}$)	I_{ROM}	-	1.0	5.0	mA												
Forward "On" Voltage ($I_F = 20\text{ A Peak}$)	V_F	-	1.2	1.5	Volts												
Gate Trigger Current (Continuous dc) (Anode Voltage = 7.0 V, $R_L = 100\ \Omega$)	I_{GT}	-	10	40	mA												
Gate Trigger Voltage (Continuous dc) (Anode Voltage = 7.0 V, $R_L = 100\ \Omega$) (Anode Voltage = Rated V_{FOM} , $R_L = 100\ \Omega$, $T_J = 100^\circ\text{C}$)	V_{GT} V_{GNT}	- 0.2	0.7 -	1.5 -	Volts												
Holding Current (Anode Voltage = 7.0 V, gate open)	I_{HO}	-	10	50	mA												
Turn-On Time ($t_d + t_r$) ($I_F = 20\text{ A dc}$, $I_{GT} = 40\text{ mA dc}$)	t_{on}	-	1.0	-	μs												
Turn-Off Time ($I_F = 10\text{ A}$, $I_R = 10\text{ A}$) ($I_F = 10\text{ A}$, $I_R = 10\text{ A}$, $T_J = 100^\circ\text{C}$)	t_{off}	-	15 25	-	μs												
Forward Voltage Application Rate ($T_J = 100^\circ\text{C}$)	dv/dt	-	50	-	$\text{V}/\mu\text{s}$												
Thermal Resistance	θ_{JC}	-	-	1.5	$^\circ\text{C}/\text{W}$												
MCR2818 MCR2918		-	-	1.8													

* V_{FOM} for all types can be applied on a continuous dc basis without incurring damage. Ratings apply for zero or negative gate voltage.

SCR devices should not be tested with a constant current source for forward or reverse blocking capability such that the voltage applied exceeds the rated blocking voltage.

FIGURE 1 — CURRENT DERATING





FIGURE 2 — POWER DISSIPATION




MCR2835 (SERIES)

MCR2935

PNP

$I_f = 35 \text{ A}$

$V_{ROM(rep)} = 25-600 \text{ V}$



CASE 91 CASE 92

Thyristors (silicon controlled rectifiers) well suited for industrial and consumer applications such as power supplies, battery chargers, temperature, motor, light and welder controls, and protective devices.

MAXIMUM RATINGS ($T_J = 100^\circ \text{C}$ unless otherwise noted)

Rating	Symbol	Value	Units
Do or repetitive Peak Reverse Blocking Voltage Ratings apply for zero or negative gate voltage. MCR2835 MCR2935	$V_{ROM(rep)}^*$ Do not apply positive gate bias concurrently with negative anode potential.	25 50 100 200 300 400 500 600	Volts
Non-Repetitive Peak Reverse Blocking Voltage ($t < 5.0 \text{ ms}$) MCR2835 MCR2935	$V_{ROM(non-rep)}$	35 75 150 300 400 500 600 700	Volts
Forward Current RMS	I_f	35	Amp
Peak Surge Current (one cycle, 60 Hz) ($T_J = -40$ to $+100^\circ \text{C}$)	$I_{FM(surge)}$	325	Amp
Circuit Fusing Considerations ($T_J = -40$ to $+100^\circ \text{C}$) ($t = 1.0$ to 8.3 ms)	$I_f^2 t$	435	$\text{A}^2 \text{ s}$
Peak Gate Power	P_{GFM}	5.0	Watt
Average Gate Power	$P_{GF(AV)}$	0.5	Watt
Peak Forward Gate Current	I_{GFM}	2.0	Amp
Peak Gate Voltage Forward Reverse	V_{GFM} V_{GRM}	10 10	Volts
Operating Junction Temperature Range	T_J	-40 to +100	$^\circ \text{C}$
Storage Temperature Range	T_{stg}	-40 to +150	$^\circ \text{C}$
Stud Torque (MCR2935 Series)	-	30	in. lb.

MCR2835, MCR2935 (continued)

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristics	Symbol	Min	Typ	Max	Unit	
Peak Forward Blocking Voltage* ($T_J = 100^\circ\text{C}$)	V_{FOM}^*	25 50 100 200 300 400 500 600	-	-	Volts	
MCR2835						- 1
						- 2
						- 3
MCR2935						- 4
						- 5
						- 6
						- 7
	- 8					
Peak Forward Blocking Current (Rated V_{FOM} with gate open, $T_J = 100^\circ\text{C}$)	I_{FOM}	-	1.0	5.0	mA	
Peak Reverse Blocking Current (Rated V_{ROM} with gate open, $T_J = 100^\circ\text{C}$)	I_{ROM}	-	1.0	5.0	mA	
Forward "On" Voltage ($I_F = 35\text{ A Peak}$)	V_F	-	1.2	1.5	Volts	
Gate Trigger Current (Continuous dc) (Anode Voltage = 7.0 V, $R_L = 100\ \Omega$)	I_{GT}	-	10	40	mA	
Gate Trigger Voltage (Continuous dc) (Anode Voltage = 7.0 V, $R_L = 100\ \Omega$) (Anode Voltage = Rated V_{FOM} , $R_L = 100\ \Omega$, $T_J = 100^\circ\text{C}$)	V_{GT}	-	0.7	1.5	Volts	
		0.2	-	-		
Holding Current (Anode Voltage = 7.0 V, gate open)	I_{HO}	-	10	50	mA	
Turn-On Time ($t_d + t_r$) ($I_F = 35\text{ A dc}$, $I_{GT} = 40\text{ mA dc}$)	t_{on}	-	1.0	-	μs	
Turn-Off Time ($I_F = 10\text{ A}$, $I_R = 10\text{ A}$) ($I_F = 10\text{ A}$, $I_R = 10\text{ A}$, $T_J = 100^\circ\text{C}$)	t_{off}	-	15	-	μs	
		-	25	-		
Forward Voltage Application Rate ($T_J = 100^\circ\text{C}$)	dv/dt	-	50	-	$\text{V}/\mu\text{s}$	
Thermal Resistance	θ_{JC}	-	-	1.2	$^\circ\text{C}/\text{W}$	
MCR2835				1.3		
MCR2935						

* V_{FOM} for all types can be applied on a continuous dc basis without incurring damage. Ratings apply for zero or negative gate voltage. SCR devices should not be tested with a constant current source for forward or reverse blocking capability such that the voltage applied exceeds the rated blocking voltage.

FIGURE 1 — CURRENT DERATING





FIGURE 2 — POWER DISSIPATION




MPT28 (SILICON)

MPT32

MPT36

$I_{(BR)12}$ and $I_{(BR)21} = 50 \mu A$ max

ΔV_{12} and $\Delta V_{21} = 10 V$ typ




CASE 29B
(TO-92)

Plastic silicon annular 3-layer bilateral triggers, two-terminal devices which exhibit symmetrical negative resistance switching characteristics. These economical, durable devices have been developed for use in thyristor triggering circuits and signal switching and detection circuits.

MAXIMUM RATINGS ($T_A = 25^\circ C$ unless otherwise noted)

Rating	Symbol	Value	Unit
Peak Pulse Current (30 μs duration, 120 Hz repetition rate)	I_{pulse}	2.0	Amp
Power Dissipation @ $T_A = -40$ to $+25^\circ C$ Derate above $25^\circ C$	P_D	300 4.0	mW mW/ $^\circ C$
Operating Junction Temperature Range	T_J	-40 to +100	$^\circ C$
Storage Temperature Range	T_{stg}	-40 to +150	$^\circ C$

FIGURE 1 — VOLT-AMPERE CHARACTERISTICS




MPT28, 32, 36 (continued)

ELECTRICAL CHARACTERISTICS ($T_c = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Breakover (switching) Voltage – both directions MPT28 MPT32 MPT36	$V_{(BR)12}$ & $V_{(BR)21}$	24 28 32	28 32 36	32 36 40	Volt
Breakover (switching) Current – both directions	$I_{(BR)12}$ & $I_{(BR)21}$	-	20	50	μAmp
Switchback (delta) Voltage – both directions MPT28 MPT32 MPT36	ΔV_{12} & ΔV_{21}	5.0 7.0 7.0	10 10 10	- - -	Volt
Peak Blocking Current – both directions Voltage Applied ≈ 18 V	$I_{(BL)12}$ & $I_{(BL)21}$	-	0.5	10	μA
Breakover (switching) Voltage Temperature Coefficient, $T_A = -40^\circ\text{C}$ to $+100^\circ\text{C}$		-	0.03	-	$^\circ\text{V}/^\circ\text{C}$

* Plastic trigger devices have symmetrical characteristics and as such the terminal leads are interchangeable. For purposes of symbol clarification, the leads have arbitrarily been designated 1 and 2. A 12 designation indicates that terminal 1 is positive with respect to terminal 2, vice versa for a 21 designation.

FIGURE 2 – TYPICAL CONTROL CIRCUIT



M4L20M-3 thru 50M-28


M4L20-3 thru 50-28

M4L20A thru 50A

$V_{RM(rep)} = 10-25 V$

$I_F = 180 mA$

$P_D = 200 mW$



CASE 51
(DO-7)

PNPN 4-layer diodes – two-terminal, low-leakage, oxide passivated devices used for applications such as pulse generators, alarm circuits, telephone switching circuits, sawtooth oscillator and controlled rectifier trigger circuits.

MAXIMUM RATINGS ($T_A = 25^\circ C$ unless otherwise noted)

Rating	Symbol	Value	Unit
Peak Reverse Blocking Voltage ($125^\circ C$)	$V_{RM(rep)}$		Volts
M4L20 Series		10	
M4L30 Series		15	
M4L40 Series		20	
M4L50 Series		25	
Continuous Forward Current	I_F	180	mA
Steady State Power Dissipation ($T_A = 50^\circ C$) Derate above $50^\circ C$	P_D	200	mW
		2.0	mW/ $^\circ C$
Peak Pulse Current (PW = 50 μs Max)	I_{pulse}	10	Amp
Operating Junction and Storage Temperature Range	T_J, T_{stg}	-65 to +150	$^\circ C$

M4L20 SERIES (continued)

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Type Number	Forward Breakover Voltage V_{BRIF}	Forward Breakover Voltage @ $T_A = -60$ to $+125^\circ\text{C}$ V_{BRIF}	Holding Current I_H mA	Max. Switch. Current I_{BRIF} @ V_{BRIF} μA	Fwd. Imp. Test Current I_F mA	Max. Imp. r_{on} @ I_F $f = 60\text{ Hz}$ Ohms	Max. Forward Voltage @ $I_F = 70\text{ mA}$ $I_F = 2.0\text{ A}$		Max. Cap. $f = 130\text{ kHz}$ $V_R = 0\text{ Vdc}$ pF	Max. Fwd. & Rev. Leakage Current @ V_{FB} @ V_{RM} nA Volts		Max. Rev. Leakage Current @ $T_A = 125^\circ\text{C}$ I_{RM} @ V_{RM} μA Volts	
	Min/Max	Min/Max	Min/Max	Min/Max	Min/Max	V_F Volts	V_F^* Volts	I_{FM} @ V_{FB}		V_{RM} @ V_{RM}	I_{RM} @ V_{RM}	V_{RM}	
M4L20-3	16/24	-	1/6	125	70	2.0	1.2	2.5	40	50	12	-	-
M4L20M-3	16/24	14/25	1/6									125	10
M4L20-8	16/24	-	1/15									-	-
M4L20M-8	16/24	14/25	1/15									125	10
M4L20-28	16/24	-	14/45									-	-
M4L20M-28	16/24	14/25	14/45									125	10
M4L20A	14/26	-	0.5/60		85					100		-	-
M4L30-3	26/34	-	1/6		70				35	50	18	-	-
M4L30M-3	26/34	23/36	1/6									125	15
M4L30-8	28/34	-	1/15									-	-
M4L30M-8	26/34	23/36	1/15									125	15
M4L30-28	26/34	-	14/45									-	-
M4L30M-28	26/34	23/36	14/45									125	15
M4L30A	24/36	-	0.5/60		85					100		-	-
M4L40-3	36/44	-	1/6		70					50	24	-	-
M4L40M-3	36/44	32/46	1/6									125	20
M4L40-8	36/44	-	1/15									-	-
M4L40M-8	36/44	32/46	1/15									125	20
M4L40-28	36/44	-	14/45									-	-
M4L40M-28	36/44	32/46	14/45									125	20
M4L40A	34/46	-	0.5/60		85					100		-	-
M4L50-3	46/54	-	1/6		70				30	50	30	-	-
M4L50M-3	46/54	41/57	1/6									125	25
M4L50-8	46/54	-	1/15									-	-
M4L50M-8	46/54	41/57	1/15									125	25
M4L50-28	46/54	-	14/45									-	-
M4L50M-28	46/54	41/57	14/45									125	25
M4L50A	44/56	-	0.5/60		85					100		-	-

* PW = 300 μs , Duty Cycle = 2%

MECHANICAL CHARACTERISTICS

CASE: Hermetically sealed all glass case

DIMENSIONS: JEDEC DO-7 Outline


FINISH: All external surfaces are corrosion resistant with readily solderable leads

POLARITY: Cathode end indicated by color band

WEIGHT: 0.2 grams (approx.)

MOUNTING POSITION: Any

FIGURE 1 - POWER-TEMPERATURE DERATING CURVE



M4L20 SERIES (continued)

**TYPICAL DC CHARACTERISTICS
vs. TEMPERATURE**
(NORMALIZED TO +25°C VALUES)

FIGURE 2 — FORWARD BREAKOVER VOLTAGE




FIGURE 3 — REVERSE BLOCKING VOLTAGE






FIGURE 4 — HOLDING CURRENT



**FIGURE 5 — TYPICAL CAPACITANCE
(NORMALIZED TO 0 V)**



Nominal Switching Voltage $V_{(BR)F}$	Typical Capacitance @ $V_F = 0$
20 V	24 pF
30 V	20 pF
40 V	19 pF
50 V	17 pF

2N2646 (SILICON)
2N2647

$V_{BB} = 35 \text{ V}$
 $I_e = 50 \text{ mA}$
 $P_D = 300 \text{ mW}$



Silicon annular PN unijunction transistors designed for use in pulse and timing circuits, sensing circuits and thyristor trigger circuits.

CASE 22 A

(Lead 3 connected to case)

MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
RMS Power Dissipation*	P_D	300*	mW
RMS Emitter Current	I_e	50	mA
Peak Pulse Emitter Current**	i_e	2**	Amp
Emitter Reverse Voltage	V_{B2E}	30	Volts
Interbase Voltage	V_{B2B1}	35	Volts
Operating Junction Temperature Range	T_J	-65 to +125	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-65 to +150	$^\circ\text{C}$

* Derate 3.0 mW/ $^\circ\text{C}$ increase in ambient temperature. The total power dissipation (available power to Emitter and Base-Two) must be limited by the external circuitry.

** Capacitor discharge — 10 μF or less, 30 volts or less.

2N2646, 2N2647 (continued)

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Intrinsic Standoff Ratio (V _{B2B1} = 10 V) (Note 1)	η	0.56 0.68	— —	0.75 0.82	—
Interbase Resistance (V _{B2B1} = 3 V, I _E = 0)	R _{BB}	4.7	7.0	9.1	K ohms
Interbase Resistance Temperature Coefficient (V _{B2B1} = 3 V, I _E = 0, T _A = -55°C to +125°C)	αR _{BB}	0.1	—	0.9	%/°C
Emitter Saturation Voltage (V _{B2B1} = 10 V, I _E = 50 mA) (Note 2)	V _{EB1(sat)}	—	3.5	—	Volts
Modulated Interbase Current (V _{B2B1} = 10 V, I _E = 50 mA)	I _{B2(mod)}	—	15	—	mA
Emitter Reverse Current (V _{B2E} = 30 V, I _{B1} = 0)	I _{EO}	—	0.005 0.005	12 0.2	μA
Peak Point Emitter Current (V _{B2B1} = 25 V)	I _P	—	1.0 1.0	5.0 2.0	μA
Valley Point Current (V _{B2B1} = 20 V, R _{B2} = 100 ohms) (Note 2)	I _V	4.0 8.0	6.0 10	— 18	mA
Base-One Peak Pulse Voltage (Note 3, Figure 3)	V _{OBI}	3.0 6.0	5.0 7.0	— —	Volts

NOTES

1. Intrinsic standoff ratio,

η, is defined by equation:

$$\eta = \frac{V_P - V_{(EB1)}}{V_{B2B1}}$$

Where V_P = Peak Point Emitter Voltage

V_{B2B1} = Interbase Voltage

V_(EB1) = Emitter to Base-One Junction Diode Drop

(= 0.5 V @ 10 μA)

2. Use pulse techniques: PW ~ 300 μs duty cycle ≤ 2% to avoid internal heating due to interbase modulation which may result in erroneous readings.

3. Base-One Peak Pulse Voltage is measured in circuit of Figure 3. This specification is used to ensure minimum pulse amplitude for applications in SCR firing circuits and other types of pulse circuits.

FIGURE 1 — UNIUNCTION TRANSISTOR SYMBOL AND NOMENCLATURE




FIGURE 2 — STATIC EMITTER CHARACTERISTIC CURVES





FIGURE 3 — V_{OBI} TEST CIRCUIT



2N3980

$V_{BB} = 35 \text{ V}$

$I_e = 50 \text{ mA}$



CASE 22 A

Silicon annular PN unijunction transistor designed for military and industrial use in pulse, timing, sensing, and oscillator circuits.

(Lead 3 connected to case)

MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
RMS Power Dissipation*	P_D	360*	mW
RMS Emitter Current	I_e	50	mA
Peak Pulse Emitter Current**	i_e	1.0**	Amp
Emitter Reverse Voltage	V_{B2E}	30	Volts
Interbase Voltage	V_{B2B1}	35	Volts
Storage Temperature Range	T_{stg}	-65 to +200	$^\circ\text{C}$

* Derate 2.4 mW/ $^\circ\text{C}$ increase in ambient temperature. Total power dissipation (available power to Emitter and Base-Two) must be limited by external circuitry.

**Capacitance discharge current must fall to 0.37 Amp within 3.0 ms and PRR \leq 10 PPS.

2N3980 (continued)

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Intrinsic Standoff Ratio ($V_{B2B1} = 10\text{ V}$) Note 1	η	0.68	—	0.82	—
Interbase Resistance ($V_{B2B1} = 3.0\text{ V}$, $I_E = 0$)	R_{BB}	4.0	6.0	8.0	k ohms
Interbase Resistance Temperature Coefficient ($V_{B2B1} = 3.0\text{ V}$, $I_E = 0$, $T_A = -65^\circ\text{C}$ to $+100^\circ\text{C}$)	αR_{BB}	0.4	—	0.9	%/ $^\circ\text{C}$
Emitter Saturation Voltage ($V_{B2B1} = 10\text{ V}$, $I_E = 50\text{ mA}$) Note 2	$V_{EB1(\text{sat})}$	—	2.5	3.0	Volts
Modulated Interbase Current ($V_{B2B1} = 10\text{ V}$, $I_E = 50\text{ mA}$)	$I_{B2(\text{mod})}$	12	15	—	mA
Emitter Reverse Current ($V_{B2E} = 30\text{ V}$, $I_{B1} = 0$) ($V_{B2E} = 30\text{ V}$, $I_{B1} = 0$, $T_A = 125^\circ\text{C}$)	I_{EO}	—	5.0	10	nA
Peak Point Emitter Current ($V_{B2B1} = 25\text{ V}$)	I_P	—	0.6	2.0	μA
Valley Point Current ($V_{B2B1} = 20\text{ V}$, $R_{B2} = 100\text{ ohms}$) Note 2	I_V	1.0	4.0	10	mA
Base-One Peak Pulse Voltage (Note 3, Figure 3)	V_{OB1}	6.0	8.0	—	Volts
Maximum Oscillation Frequency (Figure 4)	$f(\text{max})$	1.0	1.25	—	MHz

NOTES

1. Intrinsic standoff ratio,

η , is defined by equation:

$$\eta = \frac{V_P - V_{(EB1)}}{V_{B2B1}}$$

Where V_P = Peak Point Emitter Voltage

V_{B2B1} = Interbase Voltage

$V_{(EB1)}$ = Emitter to Base-One Junction Diode Drop

($\approx 0.5\text{ V}$ @ $10\ \mu\text{A}$)

2. Use pulse techniques: $PW \approx 300\ \mu\text{s}$ duty cycle $\approx 2\%$ to avoid internal heating due to interbase modulation which may result in erroneous readings.

3. Base-One Peak Pulse Voltage is measured in circuit of Figure 3. This specification is used to ensure minimum pulse amplitude for applications in SCR firing circuits and other types of pulse circuits.

FIGURE 1 — UNIJUNCTION TRANSISTOR SYMBOL AND NOMENCLATURE




FIGURE 2 — STATIC EMITTER CHARACTERISTICS CURVES




FIGURE 3 — V_{OB1} TEST CIRCUIT
(Typical Relaxation Oscillator)





FIGURE 4 — $f(\text{max})$ MAXIMUM FREQUENCY TEST CIRCUIT



2N4851 thru 2N4853 (SILICON)

**$V_{BB} = 35\text{ V}$
 $I_o = 50\text{ mA RMS}$**



Silicon annular unijunction transistors designed for pulse and timing circuits, sensing circuits, and thyristor trigger circuits.

Lead 3 connected to case

CASE 22A

MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
RMS Power Dissipation*	P_D^*	300	mW
RMS Emitter Current	I_e	50	mA
Peak-Pulse Emitter Current **	i_e^{**}	1.5	Amp
Emitter Reverse Voltage	V_{B2E}	30	Volts
Interbase Voltage †	V_{B2B1}^\dagger	35	Volts
Operating Junction Temperature Range	T_J	-65 to +125	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-65 to +200	$^\circ\text{C}$

* Derate 3.0 mW/ $^\circ\text{C}$ increase in ambient temperature.

** Duty cycle $\leq 1\%$, PRR = 10 PPS (see figure 6)

† Based upon power dissipation at $T_A = 25^\circ\text{C}$

FIGURE 1 — UNIJUNCTION TRANSISTOR SYMBOL AND NOMENCLATURE




FIGURE 2 — STATIC EMITTER CHARACTERISTICS CURVES





FIGURE 3 — V_{OB1} TEST CIRCUIT



2N4851 thru 2N4853 (continued)

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Figure No.	Symbol	Min	Typ	Max	Unit
Intrinsic Standoff Ratio* ($V_{B2B1} = 10\text{ V}$)	4, 8	η^*	0.56 0.70	—	0.75 0.85	—
Interbase Resistance ($V_{B2B1} = 3.0\text{ V}$, $I_E = 0$)	11, 12	R_{BB}	4.7	—	9.1	k ohms
Interbase Resistance Temperature Coefficient ($V_{B2B1} = 3.0\text{ V}$, $I_E = 0$, $T_A = -65$ to $+125^\circ\text{C}$)	12	αR_{BB}	0.2	—	0.8	%/ $^\circ\text{C}$
Emitter Saturation Voltage** ($V_{B2B1} = 10\text{ V}$, $I_E = 50\text{ mA}$)		$V_{EB1(\text{sat})}^{**}$	—	2.5	—	Volts
Modulated Interbase Current ($V_{B2B1} = 10\text{ V}$, $I_E = 50\text{ mA}$)		$I_{B2(\text{mod})}$	—	15	—	mA
Emitter Reverse Current ($V_{B2E} = 30\text{ V}$, $I_{B1} = 0$)	7	I_{EB20}	—	—	0.1 0.05	μA
Peak-Point Emitter Current ($V_{B2B1} = 25\text{ V}$)	9, 10	I_P	—	—	2.0 0.4	μA
Valley-Point Current** ($V_{B2B1} = 20\text{ V}$, $R_{B2} = 100\text{ ohms}$)	13, 14	I_V^{**}	2.0 4.0 6.0	—	—	mA
Base-One Peak Pulse Voltage	2N4851 2N4852 2N4853	V_{OB1}	3.0 5.0 6.0	—	—	Volts
Maximum Frequency of Oscillation	5	$f_{(\text{max})}$	1.0	1.25	—	MHz

* η , Intrinsic standoff ratio, is defined in terms of the peak-point voltage, V_p , by means of the equation: $V_p = 1 - V_{B2B1} + V_F$, where V_F is about 0.49 volt at 25°C @ $I_F = 10\text{ }\mu\text{A}$ and decreases with temperature at about $2.5\text{ mV}/^\circ\text{C}$. The test circuit is shown in Figure 4. Components R_1 , C_1 , and the UJT form a relaxation oscillator; the remaining circuitry serves as a peak-voltage detector. The forward drop of Diode D_1 compensates for V_F . To use, the "cal" button is pushed, and R_3 is adjusted to make the current meter, M_1 , read full scale. When the "cal" button is released, the value of η is read directly from the meter, if full scale on the meter reads 1.0.

** Use pulse techniques: $PW = 300\text{ }\mu\text{s}$, duty cycle $\leq 2.0\%$ to avoid internal heating, which may result in erroneous readings.

FIGURE 4 — η TEST CIRCUIT




FIGURE 5 — $f_{(\text{max})}$ TEST CIRCUIT





FIGURE 6 — PRR TEST CIRCUIT AND WAVEFORM



2N4851 thru 2N4853 (continued)

TYPICAL CHARACTERISTICS

FIGURE 7 — EMITTER REVERSE CURRENT





FIGURE 8 — INTRINSIC STANDOFF RATIO



PEAK POINT CURRENT

FIGURE 9 — EFFECT OF VOLTAGE





FIGURE 10 — EFFECT OF TEMPERATURE



INTERBASE RESISTANCE

FIGURE 11 — EFFECT OF VOLTAGE





FIGURE 12 — EFFECT OF TEMPERATURE



2N4851 thru 2N4853 (continued)

TYPICAL CHARACTERISTICS

VALLEY CURRENT

FIGURE 13 — EFFECT OF VOLTAGE





FIGURE 14 — EFFECT OF TEMPERATURE



VALLEY VOLTAGE

FIGURE 15 — EFFECT OF VOLTAGE




FIGURE 16 — EFFECT OF TEMPERATURE






FIGURE 17 — OUTPUT VOLTAGE



2N4870 (SILICON)
2N4871

$V_{BB} = 35 \text{ V}$
 $I_e = 50 \text{ mA RMS}$



CASE 29(9)
 (TO-92)

PN unijunction transistors designed for use in pulse and timing circuits, sensing circuits and thyristor trigger circuits.

MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
RMS Power Dissipation*	P_D	300*	mW
RMS Emitter Current	I_e	50	mA
Peak Pulse Emitter Current**	i_e	2**	Amps
Emitter Reverse Voltage	V_{B2E}	30	Volts
Interbase Voltage	V_{B2B1}	35	Volts
Operating Junction Temperature Range	T_J	-65 to +125	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-65 to +150	$^\circ\text{C}$

* Derate 3.0 mW/ $^\circ\text{C}$ increase in ambient temperature. The total power dissipation (available power to Emitter and Base-Two) must be limited by the external circuitry.

** Capacitor discharge — 10 μF or less, 30 volts or less.

2N4870, 2N4871 (continued)

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Characteristics		Symbol	Min	Typ	Max	Unit
Intrinsic Standoff Ratio (V _{B2B1} = 10 V) (Note 1)	2N4870 2N4871	η	0.56 0.70	—	0.75 0.85	—
Interbase Resistance (V _{B2B1} = 3 V, I _E = 0)		R _{BBO}	4.0	6.0	9.1	K ohms
Interbase Resistance Temperature Coefficient (V _{B2B1} = 3 V, I _E = 0, T _A = -55°C to +125°C)		α _{RBBO}	0.10	—	0.90	%/°C
Emitter Saturation Voltage (V _{B2B1} = 10 V, I _E = 50 mA) (Note 2)		V _{EB1 (sat)}	—	2.5	—	Volts
Modulated Interbase Current (V _{B2B1} = 10 V, I _E = 50 mA)		I _{B2 (mod)}	—	15	—	mA
Emitter Reverse Current (V _{B2E} = 30 V, I _{B1} = 0)		I _{EB2O}	—	0.05	1.0	μA
Peak Point Emitter Current (V _{B2B1} = 25 V)		I _P	—	1.0	5.0	μA
Valley Point Current (V _{E2B1} = 20 V, R _{B2} = 100 ohms) (Note 2)	2N4870 2N4871	I _V	2.0 4.0	5.0 7.0	—	mA
Base-One Peak Pulse Voltage (Note 3, Figure 3)	2N4870 2N4871	V _{OB1}	3.0 5.0	6.0 8.0	—	Volts

NOTES:

1. The intrinsic standoff ratio, η, is essentially constant with interbase voltage. η is defined by the equation:
2. When Testing for Emitter Saturation Voltage (V_{EB1 (sat)}) and Valley Point Current (I_V), the Emitter Current should be limited to avoid internal heating resulting in erroneous readings.
3. The Base-One Peak Pulse Voltage is measured in the circuit of Figure 3. This specification is used to ensure a minimum pulse amplitude for applications in SCR firing circuits and other types of pulse circuits.

$$\eta = \frac{V_P - V_{F(EB1)}}{V_{B2B1}}$$

Where: V_P = Peak Point Emitter Voltage

V_{B2B1} = Interbase Voltage

V_{F(EB1)} = Emitter to Base-One Junction Diode Drop (≈ 0.5V)

FIGURE 1 — UNIJUNCTION TRANSISTOR SYMBOL AND NOMENCLATURE




FIGURE 2 — STATIC EMITTER CHARACTERISTICS CURVES





FIGURE 3 — V_{OB1} TEST CIRCUIT

(Typical Relaxation Oscillator)



POWER TRANSISTORS

**THE FOLLOWING POWER TRANSISTORS
ARE INCLUDED IN THIS SECTION**

2N4048	2N4399
2N4049	2N4898
2N4050	2N4899
2N4051	2N4900
2N4052	2N4910
2N4053	2N4911
2N4276	2N4912
2N4277	2N4918
2N4278	2N4919
2N4279	2N4920
2N4280	2N4921
2N4281	2N4922
2N4282	2N4923
2N4283	MP800
2N4398	MP801

2N4048 thru 2N4053

$V_{CEO} = 30-60 \text{ V}$
 $I_C = 60 \text{ A}$
 $P_D = 170 \text{ W}$

CASE 7
(TO-36)



PNP germanium power transistors designed for high-current applications requiring high gain and extremely low saturation voltage.


MAXIMUM RATINGS

Rating	Symbol	2N4048 2N4051	2N4049 2N4052	2N4050 2N4053	Unit
Collector-Emitter Voltage	V_{CEO}	30	45	60	Vdc
Collector-Emitter Voltage	V_{CES}	45	60	75	Vdc
Collector-Base Voltage	V_{CB}	45	60	75	Vdc
Emitter-Base Voltage	V_{EB}	25	30	40	Vdc
Collector Current — Continuous	I_C^*	←———— 60 —————→			A dc
Total Device Dissipation @ $T_C = 25^\circ \text{C}$ Derate above 25°C	P_D	←———— 170 —————→			Watts
		←———— 2.0 —————→			W/°C
Operating and Storage Junction Temperature Range	T_J, T_{stg}	←———— -65 to +110 —————→			°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	←———— 0.5 —————→	°C/W

FIGURE 1 — AVERAGE POWER-TEMPERATURE DERATING CURVE



* JEDEC Registered Values, For True Capability See Figure 3

2N4048 thru 2N4053 (continued)

Power Transistors

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Breakdown Voltage† ($I_C = 1.0 \text{ A dc}$, $I_B = 0$)	2N4048, 2N4051 2N4049, 2N4052 2N4050, 2N4053	BV_{CEO}^\dagger	30 45 60	- - -	Vdc
Collector-Emitter Breakdown Voltage ($I_C = 300 \text{ mA dc}$, $V_{BE} = 0$)	2N4048, 2N4051 2N4049, 2N4052 2N4050, 2N4053	BV_{CES}	45 60 75	- - -	Vdc
Floating Potential ($V_{CB} = 45 \text{ V dc}$, $I_E = 0$) ($V_{CB} = 60 \text{ V dc}$, $I_E = 0$) ($V_{CB} = 75 \text{ V dc}$, $I_E = 0$)	2N4048, 2N4051 2N4049, 2N4052 2N4050, 2N4053	V_{EBF}	- - -	0.5 0.5 0.5	Vdc
Collector Cutoff Current ($V_{CE} = 30 \text{ V dc}$, $V_{BE(\text{off})} = 2.0 \text{ V dc}$, $T_C = +71^\circ\text{C}$) ($V_{CE} = 45 \text{ V dc}$, $V_{BE(\text{off})} = 2.0 \text{ V dc}$, $T_C = +71^\circ\text{C}$) ($V_{CE} = 60 \text{ V dc}$, $V_{BE(\text{off})} = 2.0 \text{ V dc}$, $T_C = +71^\circ\text{C}$)	2N4048, 2N4051 2N4049, 2N4052 2N4050, 2N4053	I_{CEX}	- - -	15 15 15	mA dc
Collector Cutoff Current ($V_{CB} = 2.0 \text{ V dc}$, $I_E = 0$) ($V_{CB} = 45 \text{ V dc}$, $I_E = 0$) ($V_{CB} = 60 \text{ V dc}$, $I_E = 0$) ($V_{CB} = 75 \text{ V dc}$, $I_E = 0$)	All Types 2N4048, 2N4051 2N4049, 2N4052 2N4050, 2N4053	I_{CBO}	- - - -	0.2 4.0 4.0 4.0	mA dc
Emitter Cutoff Current ($V_{BE} = 25 \text{ V dc}$, $I_C = 0$) ($V_{BE} = 25 \text{ V dc}$, $I_C = 0$, $T_C = +71^\circ\text{C}$) ($V_{BE} = 30 \text{ V dc}$, $I_C = 0$) ($V_{BE} = 30 \text{ V dc}$, $I_C = 0$, $T_C = +71^\circ\text{C}$) ($V_{BE} = 40 \text{ V dc}$, $I_C = 0$) ($V_{BE} = 40 \text{ V dc}$, $I_C = 0$, $T_C = +71^\circ\text{C}$)	2N4048, 2N4051 2N4049, 2N4052 2N4050, 2N4053	I_{EBO}	- - - - -	4.0 15 4.0 15 4.0 15	mA dc

ON CHARACTERISTICS

DC Current Gain† ($I_C = 15 \text{ A dc}$, $V_{CE} = 2.0 \text{ V dc}$) ($I_C = 60 \text{ A dc}$, $V_{CE} = 2.0 \text{ V dc}$)	2N4048, 2N4049, 2N4050 2N4051, 2N4052, 2N4053	h_{FE}^\dagger	60 80 15	120 180 -	-
Collector-Emitter Saturation Voltage† ($I_C = 15 \text{ A dc}$, $I_B = 1.0 \text{ A dc}$) ($I_C = 60 \text{ A dc}$, $I_B = 6.0 \text{ A dc}$)		$V_{CE(\text{sat})}^\dagger$	- -	0.15 0.3	Vdc
Base-Emitter Saturation Voltage† ($I_C = 15 \text{ A dc}$, $I_B = 1.0 \text{ A dc}$) ($I_C = 60 \text{ A dc}$, $I_B = 6.0 \text{ A dc}$)		$V_{BE(\text{sat})}^\dagger$	- -	0.6 1.0	Vdc

SMALL SIGNAL CHARACTERISTICS

Common-Emitter Cutoff Frequency ($I_C = 15 \text{ A dc}$, $V_{CE} = 2.0 \text{ V dc}$)	f_{oe}	2.0	-	kHz
--	----------	-----	---	-----

† To avoid excessive heating of the collector junction, perform test with pulse method.

The switching performance of this transistor is determined primarily by the gain-bandwidth product, f_t , and the behavior of the base-spreading resistance, r_b .

In the case of rise time, the base-spreading resistance plays a small part, and the test circuit delivers a constant current step of turn-on current to the transistor (I_{B1}). Therefore, the curve of t_r on Figure 6 follows theory closely, i.e.:

$$t_r = 0.8 \frac{I_C}{I_{B1}} \cdot \frac{1}{2\pi f_t}$$

From the curve, it can be seen that f_t is roughly constant with current, using the equation, its large signal value can be calculated to be approximately 120 kHz at the 20-Amp level. A lower supply voltage will increase rise time slightly.

Turn-off time is slow because of conductivity modulation which occurs in the base region. When the transistor is held "on" in saturation, the base region becomes filled with excess charge, i.e., charge in excess of that

$$* f_t \approx f_{\alpha} \times h_{fe}$$


necessary to sustain the circuit limited value of I_C . As a result, the base resistivity and consequently r_b become very low. During turn-off, as the excess charge is reduced, the accompanying increase in resistivity causes a marked reduction in the turn-off current, I_{B2} , as can be seen from the waveforms of Figure 5. During fall time, the I_{B2} current is very low causing an extended fall time.

Only a slight improvement in turn-off performance is achieved with a "speed-up" capacitor placed across R_B . This unusual behavior occurs because r_b limits the amount of reverse current which can be achieved. Also, it seems evident that r_b increases with applied reverse current, so that efforts to speed up the turn-off behavior are somewhat futile.

In most applications, switching time will be close to the values shown on Figure 6. Delay time is not shown as it is negligible in comparison to the other times.

2N4048 thru 2N4053 (continued)

FIGURE 2 — TRANSIENT THERMAL RESISTANCE



There are two limitations on the power handling ability of a transistor: junction temperature and secondary breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation, i.e. the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 3 is based on $T_{J(pk)} = 110^\circ\text{C}$. T_C is variable depending upon conditions. Pulse curves are valid for duty cycles to 10% provided $T_{J(pk)} < 110^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 2. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by secondary breakdown.

FIGURE 3 — ACTIVE REGION SAFE-OPERATING AREA




FIGURE 4 — SAFE OPERATING AREA TEST CIRCUIT






FIGURE 5 — SWITCHING TEST CIRCUIT



TO OBTAIN DATA FOR FIGURE 6, R_B & R_L WERE VARIED. V_{CC} AND V_1 LEVELS REMAINED APPROXIMATELY AS SHOWN.

FIGURE 6 — SWITCHING TIMES



2N4048 thru 2N4053 (continued)

TYPICAL DC CHARACTERISTICS

FIGURE 7 — DC CURRENT GAIN




FIGURE 8 — COLLECTOR SATURATION REGION




FIGURE 9 — EFFECTS OF BASE-EMITTER RESISTANCE




FIGURE 10 — "ON" VOLTAGES




FIGURE 11 — COLLECTOR CUTOFF REGION





FIGURE 12 — TEMPERATURE COEFFICIENTS




NOTE 1: Data is obtained from pulse tests and adjusted to nullify the effect of I_{CBO} .

2N4276 thru 2N4283

$V_{CE0} = 20-60 \text{ V}$

$I_C = 60 \text{ A}$

$P_D = 170 \text{ W}$



CASE 3A
(TO-3)

PNP germanium power transistors designed for high-current applications requiring high gain and extremely low saturation voltage.


MAXIMUM RATINGS

Rating	Symbol	2N4276 2N4277	2N4278 2N4279	2N4280 2N4281	2N4282 2N4283	Unit
Collector-Emitter Voltage	V_{CE0}	20	30	45	60	Vdc
Collector-Emitter Voltage	V_{CES}	30	45	60	75	Vdc
Collector-Base Voltage	V_{CB}	30	45	60	75	Vdc
Emitter-Base Voltage	V_{EB}	20	25	30	40	Vdc
Collector Current— Continuous *	I_C^*	←————— 60 —————→				Adc
Total Device Dissipation @ $T_C = 25^\circ \text{C}$ Derate above 25°C	P_D	←————— 170 —————→				Watts
		←————— 2.0 —————→				$\text{W}/^\circ \text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	←————— -65 to +110 —————→				$^\circ \text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	←————— 0.5 —————→	$^\circ \text{C}/\text{W}$

FIGURE 1 — AVERAGE POWER-TEMPERATURE DERATING CURVE



* JEDEC Registered Values, For True Capability See Figure 3.

2N4276 thru 2N4283 (continued)

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Collector-Emitter Breakdown Voltage† ($I_C = 1.0 \text{ A dc}$, $I_B = 0$)	BV_{CEO}^\dagger	20 30 45 60	- - - -	Vdc	
Collector-Emitter Breakdown Voltage ($I_C = 300 \text{ mA dc}$, $V_{BE} = 0$)	BV_{CES}	30 45 60 75	- - - -	Vdc	
Floating Potential ($V_{CB} = 30 \text{ V dc}$, $I_E = 0$) ($V_{CB} = 45 \text{ V dc}$, $I_E = 0$) ($V_{CB} = 60 \text{ V dc}$, $I_E = 0$) ($V_{CB} = 75 \text{ V dc}$, $I_E = 0$)	V_{EBF}	- - - -	0.5 0.5 0.5 0.5	Vdc	
Collector Cutoff Current ($V_{CE} = 20 \text{ V dc}$, $V_{BE(\text{off})} = 2.0 \text{ V dc}$, $T_C = +71^\circ\text{C}$) 2N4276, 2N4277 ($V_{CE} = 30 \text{ V dc}$, $V_{BE(\text{off})} = 2.0 \text{ V dc}$, $T_C = +71^\circ\text{C}$) 2N4278, 2N4279 ($V_{CE} = 45 \text{ V dc}$, $V_{BE(\text{off})} = 2.0 \text{ V dc}$, $T_C = +71^\circ\text{C}$) 2N4280, 2N4281 ($V_{CE} = 60 \text{ V dc}$, $V_{BE(\text{off})} = 2.0 \text{ V dc}$, $T_C = +71^\circ\text{C}$) 2N4282, 2N4283	I_{CEX}	- - - -	15 15 15 15	mA dc	
Collector Cutoff Current ($V_{CB} = 2.0 \text{ V dc}$, $I_E = 0$) ($V_{CB} = 30 \text{ V dc}$, $I_E = 0$) ($V_{CB} = 45 \text{ V dc}$, $I_E = 0$) ($V_{CB} = 60 \text{ V dc}$, $I_E = 0$) ($V_{CB} = 75 \text{ V dc}$, $I_E = 0$)	I_{CBO}	All Types 2N4276, 2N4277 2N4278, 2N4279 2N4280, 2N4281 2N4282, 2N4283	- - - - -	0.2 4.0 4.0 4.0 4.0	mA dc
Emitter Cutoff Current ($V_{BE} = 20 \text{ V dc}$, $I_C = 0$) ($V_{BE} = 20 \text{ V dc}$, $I_C = 0$, $T_C = +71^\circ\text{C}$) ($V_{BE} = 25 \text{ V dc}$, $I_C = 0$) ($V_{BE} = 25 \text{ V dc}$, $I_C = 0$, $T_C = +71^\circ\text{C}$) ($V_{BE} = 30 \text{ V dc}$, $I_C = 0$) ($V_{BE} = 30 \text{ V dc}$, $I_C = 0$, $T_C = +71^\circ\text{C}$) ($V_{BE} = 40 \text{ V dc}$, $I_C = 0$) ($V_{BE} = 40 \text{ V dc}$, $I_C = 0$, $T_C = +71^\circ\text{C}$)	I_{EBO}	2N4276, 2N4277 2N4278, 2N4279 2N4280, 2N4281 2N4282, 2N4283	- - - - - - -	4.0 15 4.0 15 4.0 15 4.0 15	mA dc
ON CHARACTERISTICS					
DC Current Gain† ($I_C = 15 \text{ A dc}$, $V_{CE} = 2.0 \text{ V dc}$) 2N4276, 2N4278, 2N4280, 2N4282 2N4277, 2N4279, 2N4281, 2N4283 ($I_C = 60 \text{ A dc}$, $V_{CE} = 2.0 \text{ V dc}$)	h_{FE}^\dagger	60 80 15	120 180 -	-	
Collector-Emitter Saturation Voltage† ($I_C = 15 \text{ A dc}$, $I_B = 1.0 \text{ A dc}$) ($I_C = 60 \text{ A dc}$, $I_B = 8.0 \text{ A dc}$)	$V_{CE(\text{sat})}^\dagger$	- -	0.15 0.3	Vdc	
Base-Emitter Saturation Voltage† ($I_C = 15 \text{ A dc}$, $I_B = 1.0 \text{ A dc}$) ($I_C = 60 \text{ A dc}$, $I_B = 6.0 \text{ A dc}$)	$V_{BE(\text{sat})}^\dagger$	- -	0.6 1.0	Vdc	
SMALL SIGNAL CHARACTERISTICS					
Common-Emitter Cutoff Frequency ($I_C = 15 \text{ A dc}$, $V_{CE} = 2.0 \text{ V dc}$)	$f_{\alpha e}$	2.0	-	kHz	

† To avoid excessive heating of the collector junction, perform test with pulse method.

2N4276 thru 2N4283 (continued)

FIGURE 2 — TRANSIENT THERMAL RESISTANCE






FIGURE 3 — ACTIVE REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: junction temperature and secondary breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e. the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 3 is based on $T_{J(pk)} = 110^\circ\text{C}$; T_C is variable depending on conditions. Pulse curves are valid for duty cycles to 10% provided $T_{J(pk)} < 110^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 2. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by secondary breakdown.

FIGURE 4 — SWITCHING TEST CIRCUIT



TO OBTAIN DATA FOR FIGURE 5, R_B & R_L WERE VARIED V_{CC} AND V_1 LEVELS REMAINED APPROXIMATELY AS SHOWN.

The switching performance of this transistor is determined primarily by the gain-bandwidth product, f_T , and the behavior of the base-spreading resistance, r_b' . In the case of rise time, the base-spreading resistance plays a small part, and the test circuit delivers a constant current step of turn on current to the transistor (i_{B1}). Therefore, the curve of t_r on Figure 5 follows theory closely, i.e.:


$$t_r \approx 0.8 \left[\frac{C_b}{I_{B1}} + \frac{1}{2\omega f_T} \right]$$

From the curve, it can be seen that t_r is roughly constant with current; using this equation, its large signal value can be calculated to be approximately 120 kHz at the 20-Amp level. A lower supply voltage will increase rise time slightly.

Turn-off time is slow because of conductivity modulation which occurs in the base region. When the transistor is held "on" in saturation, the base region becomes filled with excess charge; i.e., charge in excess of that

$$* t_f = t_{ex} \times t_{ex}$$

FIGURE 5 — SWITCHING TIMES



necessary to sustain the circuit limited value of I_C . As a result, the base resistivity and consequently r_b' become very low. During turn off, as the excess charge is reduced, the accompanying increase in resistivity causes a marked reduction in the turn-off current, i_{B2} , as can be seen from the waveforms of Figure 4. During fall time, the i_{B2} current is very low causing an extended fall time.

Only a slight improvement in turn-off performance is achieved with a "speed up" capacitor placed across R_B . This unusual behavior occurs because r_b' limits the amount of reverse current which can be achieved. Also, it seems evident that r_b' increases with applied reverse current, so that efforts to speed up the turn-off behavior are somewhat futile.

In most applications, switching time will be close to the values shown on Figure 5. Delay time is not shown as it is negligible in comparison to the other times.

2N4276-2N4283 (continued)

TYPICAL DC CHARACTERISTICS

FIGURE 6 — DC CURRENT GAIN




FIGURE 7 — COLLECTOR SATURATION REGION




FIGURE 8 — EFFECTS OF BASE-EMITTER RESISTANCE




FIGURE 9 — "ON" VOLTAGES




FIGURE 10 — COLLECTOR CUTOFF REGION






FIGURE 11 — TEMPERATURE COEFFICIENTS



NOTE 1: Data is obtained from pulse tests and adjusted to nullify the effect of I_{CBO} .

2N4398 (SILICON)
2N4399

$V_{CE0} = 40-60$ V
 $I_C = 30$ A
 $P_D = 200$ W



CASE 3
(TO-3)


High-power PNP silicon transistors for use in power amplifier and switching circuits; serves as direct replacements for germanium high-power devices.

MAXIMUM RATINGS

Rating	Symbol	2N4398	2N4399	Unit
Collector-Emitter Voltage	V_{CE0}	40	60	Vdc
Collector-Base Voltage	V_{CB}	40	60	Vdc
Emitter-Base Voltage	V_{EB}	5		Vdc
Collector Current-Continuous	I_C	30		Adc
Peak		50		
Base Current	I_B	7.5		Adc
Total Device Dissipation @ $T_A = 25^\circ\text{C}$	P_D	5.0		Watts
Total Device Dissipation @ $T_C = 25^\circ\text{C}$	P_D	200		Watts
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	0.875	$^\circ\text{C}/\text{W}$
Thermal Resistance, Case to Ambient	θ_{CA}	34	$^\circ\text{C}/\text{W}$



Safe Area Curves are indicated by Figure 13. All limits are applicable and must be observed.

2N4398, 2N4399 (continued)

ELECTRICAL CHARACTERISTICS ($T_c = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Fig. No.	Symbol	Min	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage* ($I_C = 200\text{ mAdc}$, $I_B = 0$)	13	$BV_{CEO(sus)}$ *	40 60	—	Vdc
Collector Cutoff Current ($V_{CE} = 40\text{ Vdc}$, $I_B = 0$) ($V_{CE} = 60\text{ Vdc}$, $I_B = 0$)	2N4398 2N4399	I_{CEO}	—	5.0 5.0	mAdc
Collector Cutoff Current ($V_{CE} = 30\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$, $T_C = 150^\circ\text{C}$) ($V_{CE} = 40\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$) ($V_{CE} = 68\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$)	7, 8 2N4398 2N4399	I_{CEX}	—	10 5.0 5.0	mAdc
Collector Cutoff Current ($V_{CB} = 40\text{ Vdc}$, $I_E = 0$) ($V_{CB} = 60\text{ Vdc}$, $I_E = 0$)	2N4398 2N4399	I_{CBO}	—	1.0 1.0	mAdc
Emitter Cutoff Current ($V_{BE} = 5.0\text{ Vdc}$, $I_C = 8$)		I_{EBO}	—	5.0	mAdc

ON CHARACTERISTICS

DC Current Gain* ($I_C = 1.0\text{ Adc}$, $V_{CE} = 2.8\text{ Vdc}$) ($I_C = 15\text{ Adc}$, $V_{CE} = 2.0\text{ Vdc}$) ($I_C = 30\text{ Adc}$, $V_{CE} = 4.0\text{ Vdc}$)	8	h_{FE} *	40 15 5.0	— 60 —	—
Collector-Emitter Saturation Voltage* ($I_C = 10\text{ Adc}$, $I_B = 1.0\text{ Adc}$) ($I_C = 15\text{ Adc}$, $I_B = 1.5\text{ Adc}$) ($I_C = 20\text{ Adc}$, $I_B = 2.0\text{ Adc}$)	10, 11, 12	$V_{CE(sat)}$ *	—	0.75 1.0 2.0	Vdc
Base-Emitter Saturation Voltage* ($I_C = 10\text{ Adc}$, $I_B = 1.0\text{ Adc}$) ($I_C = 15\text{ Adc}$, $I_B = 1.5\text{ Adc}$) ($I_C = 20\text{ Adc}$, $I_B = 2.0\text{ Adc}$)	11, 12	$V_{BE(sat)}$ *	—	1.6 1.85 2.5	Vdc
Base-Emitter On Voltage* ($I_C = 15\text{ Adc}$, $V_{CE} = 2.0\text{ Vdc}$) ($I_C = 30\text{ Adc}$, $V_{CE} = 4.0\text{ Vdc}$)	11, 12	$V_{BE(on)}$ *	—	1.7 3.0	Vdc

DYNAMIC CHARACTERISTICS

Current Gain - Bandwidth Product ($I_C = 1.0\text{ Adc}$, $V_{CE} = 10\text{ Vdc}$, $f = 1.0\text{ MHz}$)		f_T	4.0	—	MHz
Small Signal Current Gain ($I_C = 1.0\text{ Adc}$, $V_{CE} = 10\text{ Vdc}$, $f = 1.0\text{ kHz}$)		h_{fe}	40	—	—
Rise Time	$(V_{CC} = 30\text{ Vdc}$, $I_C = 10\text{ Adc}$, $I_{B1} = I_{B2} = 1.0\text{ Adc}$)	2, 5	t_r	—	0.4 μs
Storage Time		2, 3, 6	t_s	—	1.5 μs
Fall Time		2, 3, 6	t_f	—	0.8 μs

* Pulse Test: $PW \leq 300\ \mu\text{s}$, Duty Cycle $\leq 2.0\%$

SWITCHING TIME EQUIVALENT TEST CIRCUITS

FIGURE 2 — TURN-ON TIME





FIGURE 3 — TURN-OFF TIME



FOR CURVES OF FIGURES 5 & 6, R_B , R_L , & V_{CC} ARE VARIED. INPUT LEVELS ARE APPROXIMATELY AS SHOWN.

2N4398, 2N4399 (continued)

TYPICAL TRANSIENT CHARACTERISTICS

FIGURE 4 — CAPACITANCES




FIGURE 5 — TURN-ON TIME





FIGURE 6 — TURN-OFF TIME



TYPICAL "OFF" REGION CHARACTERISTICS

FIGURE 7 — TRANSCONDUCTANCE





FIGURE 8 — EFFECT OF BASE-EMITTER RESISTANCE



2N4398, 2N4399 (continued)

TYPICAL "ON" REGION CHARACTERISTICS

FIGURE 9 — NORMALIZED DC CURRENT GAIN




FIGURE 10 — COLLECTOR SATURATION REGION




FIGURE 11 — "ON" VOLTAGES






FIGURE 12 — TEMPERATURE COEFFICIENTS



2N4398, 2N4399 (continued)

RATINGS AND THERMAL DATA


FIGURE 13 — ACTIVE-REGION SAFE OPERATING AREA



The safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation. Collector load lines for specific circuits must fall below the limits indicated by the applicable curve.


The data of Figure 13 is based upon $T_{J(\text{st})} = 200^\circ\text{C}$; T_C is variable depending upon conditions. Pulse curves are valid for duty cycles to 10% provided $T_{J(\text{st})} \leq 200^\circ\text{C}$. $T_{J(\text{st})}$ may be calculated from the data in Figure 14. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by the secondary breakdown.

FIGURE 14 — THERMAL RESPONSE



DESIGN NOTE: USE OF TRANSIENT THERMAL RESISTANCE DATA

FIGURE A



A train of periodical power pulses can be represented by the model as shown in Figure A. Using the model and the device thermal response, the normalized effective transient thermal resistance of Figure 14 was calculated for various duty cycles.

To find $\theta_{JC}(t)$, multiply the value obtained from Figure 14 by the steady state value $\theta_{JC}(\infty)$.

Example:

The 2N4398 is dissipating 100 watts under the following conditions: $t_1 = 1.0$ ms, $t_p = 5.0$ ms. ($D = 0.2$)

Using Figure 14, at a pulse width of 1.0 ms and $D = 0.2$, the reading of $r(t)$ is 0.28.


The peak rise in junction temperature is therefore

$$\Delta T = r(t) \times P_p \times \theta_{JC}(\infty) = 0.28 \times 100 \times 0.875 = 24.5^\circ\text{C}$$

2N4898 thru 2N4900 (SILICON)

**$V_{CE0} = 40-80 \text{ V}$
 $I_C = 4 \text{ A}$
 $P_D = 25 \text{ W}$**

CASE 80
(TO-66)



Medium-power PNP silicon transistors designed for driver circuits, switching, and amplifier applications.

MAXIMUM RATINGS


Rating	Symbol	2N4898	2N4899	2N4900	Unit
Collector-Emitter Voltage	V_{CE0}	40	60	80	Vdc
Collector-Base Voltage	V_{CB}	40	60	80	Vdc
Emitter-Base Voltage	V_{EB}	← 5.0 →			Vdc
Collector Current — Continuous *	I_C^*	← 1.0 →			Adc
		← 4.0 →			
Base Current	I_B	← 1.0 →			Adc
Total Device Dissipation $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	← 25 →			Watts
		← 0.143 →			W/ $^\circ\text{C}$
Operating & Storage Junction Temperature Range	T_J, T_{stg}	← -65 to +200 →			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	7.0	$^\circ\text{C}/\text{W}$

* The 1.0 Amp maximum I_C value is based upon JEDEC current gain requirements. The 4.0 Amp maximum value is based upon actual current-handling capability of the device (see Figure 5).

FIGURE 1 — POWER-TEMPERATURE DERATING CURVE



2N4898 thru 2N4900 (continued)

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Fig. No.	Symbol	Min	Max	Unit
----------------	----------	--------	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Sustaining Voltage* ($I_C = 3.1 \text{ Adc}$, $I_B = 0$)	-	$V_{CE(sus)}$ *	40 60 80	- - -	Vdc
Collector Cutoff Current ($V_{CE} = 20 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 30 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 40 \text{ Vdc}$, $I_B = 0$)	2N4898 2N4899 2N4900	I_{CEO}	- - -	0.5 0.5 0.5	mA dc
Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CEO}$, $V_{BE(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = \text{Rated } V_{CEO}$, $V_{BE(off)} = 1.5 \text{ Vdc}$, $T_C = 150^\circ\text{C}$)	12	I_{CEX}	- -	0.1 1.0	mA dc
Collector Cutoff Current ($V_{CB} = \text{Rated } V_{CB}$, $I_E = 0$)	-	I_{CBO}	-	0.1	mA dc
Emitter Cutoff Current ($V_{BE} = 5.0 \text{ Vdc}$, $I_C = 0$)	-	I_{EBO}	-	1.0	mA dc

ON CHARACTERISTICS

DC Current Gain* ($I_C = 50 \text{ mA dc}$, $V_{CE} = 1.0 \text{ Vdc}$) ($I_C = 500 \text{ mA dc}$, $V_{CE} = 1.0 \text{ Vdc}$) ($I_C = 1.0 \text{ Adc}$, $V_{CE} = 1.0 \text{ Vdc}$)	8	h_{FE}^*	40 20 10	- 100 -	-
Collector-Emitter Saturation Voltage* ($I_C = 1.0 \text{ Adc}$, $I_B = 0.1 \text{ Adc}$)	9 11 13	$V_{CE(sat)}$ *	-	0.6	Vdc
Base-Emitter Saturation Voltage* ($I_C = 1.0 \text{ Adc}$, $I_B = 0.1 \text{ Adc}$)	11 13	$V_{BE(sat)}$ *	-	1.3	Vdc
Base-Emitter On Voltage* ($I_C = 1.0 \text{ Adc}$, $V_{CE} = 1.0 \text{ Vdc}$)	11 13	$V_{BE(on)}$ *	-	1.3	Vdc

SMALL SIGNAL CHARACTERISTICS

Current-Gain-Bandwidth Product ($I_C = 250 \text{ mA dc}$, $V_{CE} = 10 \text{ Vdc}$, $f = 1.0 \text{ MHz}$)	-	f_T	3.0	-	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 100 \text{ kHz}$)	-	C_{ob}	-	100	pF
Small-Signal Current Gain ($I_C = 250 \text{ mA dc}$, $V_{CE} = 10 \text{ Vdc}$, $f = 1.0 \text{ kHz}$)	-	h_{fe}	25	-	-

* Pulse Test: PW \approx 300 μs , Duty Cycle \approx 2.0%

FIGURE 2 — SWITCHING TIME EQUIVALENT CIRCUIT





FIGURE 3 — TURN-ON TIME



2N4898 thru 2N4900 (continued)

FIGURE 4 — THERMAL RESPONSE





FIGURE 5 — ACTIVE-REGION SAFE OPERATING AREA



The safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor which must be observed for reliable operation. Collector load lines for specific circuits must fall below the limits indicated by the applicable curve.

The data of Figure 5 is based upon $T_{J(pk)} = 200^\circ\text{C}$; T_C is variable depending upon conditions. Pulse curves are valid for duty cycles to 10% provided $T_{J(pk)} \leq 200^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power which can be handled to values less than the limitations imposed by secondary breakdown.

FIGURE 6 — STORAGE TIME





FIGURE 7 — FALL TIME



2N4898 thru 2N4900 (continued)

FIGURE 8 — CURRENT GAIN




FIGURE 9 — COLLECTOR SATURATION REGION




FIGURE 10 — EFFECTS OF BASE-EMITTER RESISTANCE




FIGURE 11 — "ON" VOLTAGE




FIGURE 12 — COLLECTOR CUTOFF REGION






FIGURE 13 — TEMPERATURE COEFFICIENTS



2N4910 thru 2N4912 (SILICON)

$V_{CEO} = 40-80 \text{ V}$
 $I_C = 4 \text{ A}$
 $P_D = 25 \text{ W}$

CASE 80
(TO-66)



Medium-power NPN silicon transistors designed for driver circuits, switching, and amplifier applications.

MAXIMUM RATINGS


Rating	Symbol	2N4910	2N4911	2N4912	Unit
Collector-Emitter Voltage	V_{CEO}	40	60	80	Vdc
Collector-Base Voltage	V_{CB}	40	60	80	Vdc
Emitter-Base Voltage	V_{EB}	← 5.0 →			Vdc
Collector Current – Continuous*	I_C^*	← 1.0 →			Adc
		← 4.0 →			
Base Current – Continuous	I_B	← 1.0 →			Adc
Total Device Dissipation $T_C = 25^\circ\text{C}$	P_D	← 25 →			Watts
Derate above 25°C		← 0.143 →			mW/ $^\circ\text{C}$
Operating & Storage Junction Temperature Range	T_J, T_{stg}	← -65 to +200 →			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	7.0	$^\circ\text{C}/\text{W}$

* The 1.0 Amp maximum I_C value is based upon JEDEC current gain requirements.
 The 4.0 Amp maximum value is based upon actual current-handling capability of the device (see Figure 5).

FIGURE 1 – POWER-TEMPERATURE DERATING CURVE



Safe Area Curves are indicated by Figure 5. All limits are applicable and must be observed.

2N4910 thru 2N4912 (continued)

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Fig. No.	Symbol	Min	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage* ($I_C = 0.1 \text{ Adc}$, $I_B = 0$)	-	$BV_{CEO(sus)}$ *	40 60 80	- - -	Vdc
Collector Cutoff Current ($V_{CE} = 20 \text{ Vdc}$, $I_B = 0$)	-	I_{CBO}	-	0.5	mAdc
($V_{CE} = 30 \text{ Vdc}$, $I_B = 0$)	2N4911		-	0.5	
($V_{CE} = 40 \text{ Vdc}$, $I_B = 0$)	2N4912		-	0.5	
Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CEO}$, $V_{EB(off)} = 1.5 \text{ Vdc}$)	12	I_{CEX}	-	0.1	mAdc
($V_{CE} = \text{Rated } V_{CEO}$, $V_{EB(off)} = 1.5 \text{ Vdc}$, $T_C = 150^\circ\text{C}$)			-	1.0	
Collector Cutoff Current ($V_{CB} = \text{Rated } V_{CB}$, $I_E = 0$)	-	I_{CBO}	-	0.1	mAdc
Emitter Cutoff Current ($V_{EB} = 5.0 \text{ Vdc}$, $I_C = 0$)	-	I_{EBO}	-	1.0	mAdc

ON CHARACTERISTICS

DC Current Gain* ($I_C = 50 \text{ mAdc}$, $V_{CE} = 1.0 \text{ Vdc}$)	8	h_{FE} *	40	-	-
($I_C = 500 \text{ mAdc}$, $V_{CE} = 1.0 \text{ Vdc}$)			20	100	
($I_C = 1.0 \text{ Adc}$, $V_{CE} = 1.0 \text{ Vdc}$)			10	-	
Collector-Emitter Saturation Voltage* ($I_C = 1.0 \text{ Adc}$, $I_B = 0.1 \text{ Adc}$)	9 11 13	$V_{CE(sat)}$ *	-	0.6	Vdc
Base-Emitter Saturation Voltage* ($I_C = 1.0 \text{ Adc}$, $I_B = 0.1 \text{ Adc}$)	11 13	$V_{BE(sat)}$ *	-	1.3	Vdc
Base-Emitter On Voltage* ($I_C = 1.0 \text{ Adc}$, $V_{CE} = 1.0 \text{ Vdc}$)	11 13	$V_{BE(on)}$ *	-	1.3	Vdc

SMALL SIGNAL CHARACTERISTICS

Current-Gain — Bandwidth Product ($I_C = 250 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$, $f = 1.0 \text{ MHz}$)	-	f_T	3.0	-	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 100 \text{ kHz}$)	-	C_{ob}	-	100	pF
Small-Signal Current Gain ($I_C = 250 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$, $f = 1.0 \text{ kHz}$)	-	h_{fe}	25	-	-

* Pulse Test: $PW = 300 \mu\text{s}$, Duty Cycle = 2.0%

FIGURE 2 -- SWITCHING TIME EQUIVALENT CIRCUIT





FIGURE 3 — TURN-ON TIME



2N4910 thru 2N4912 (continued)

FIGURE 4 — THERMAL RESPONSE





FIGURE 5 — ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: junction temperature and secondary breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 200^{\circ}\text{C}$; T_C is variable depending on conditions. Pulse curves are valid for duty cycles of 10% provided $T_{J(pk)} \leq 200^{\circ}\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by secondary breakdown.

FIGURE 6 — STORAGE TIME





FIGURE 7 — FALL TIME



2N4910 thru 2N4912 (continued)

TYPICAL DC CHARACTERISTICS

FIGURE 8 — CURRENT GAIN




FIGURE 9 — COLLECTOR SATURATION REGION




FIGURE 10 — EFFECTS OF BASE-EMITTER RESISTANCE




FIGURE 11 — "ON" VOLTAGE




FIGURE 12 — COLLECTOR CUTOFF REGION






FIGURE 13 — TEMPERATURE COEFFICIENTS



2N4918 thru 2N4920 (SILICON)

$V_{CE0} = 40-80 \text{ V}$
 $I_C = 3 \text{ A}$
 $P_D = 30 \text{ W}$

CASE 77



Medium-power plastic PNP silicon transistors designed for driver circuits, switching, and amplifier applications.

MAXIMUM RATINGS

Rating	Symbol	2N4918	2N4919	2N4920	Unit
Collector-Emitter Voltage	V_{CE0}	40	60	80	Vdc
Collector-Base Voltage	V_{CB}	40	60	80	Vdc
Emitter-Base Voltage	V_{EB}	← 5.0 →			Vdc
Collector Current -- Continuous*	I_C^*	← 1.0 →			Adc
		← 3.0 →			
Base Current	I_B	← 1.0 →			Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	← 30 →			Watts
		← 0.24 →			$\text{W}/^\circ\text{C}$
Operating & Storage Junction Temperature Range	T_J, T_{stg}	← -65 to +150 →			$^\circ\text{C}$


THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	4.16	$^\circ\text{C}/\text{W}$

* The 1.0 Amp maximum I_C value is based upon JEDEC current gain requirements.

The 3.0 Amp maximum value is based upon actual current-handling capability of the device (see Figure 5).

FIGURE 1 — POWER-TEMPERATURE DERATING CURVE



Safe Area Curves are indicated by Figure 5. All limits are applicable and must be observed.

2N4918 thru 2N4920 (continued)

ELECTRICAL CHARACTERISTICS (T_c = 25°C unless otherwise noted)

Characteristic	Fig. No.	Symbol	Min	Max	Unit
----------------	----------	--------	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Sustaining Voltage* (I _C = 0.1 Adc, I _B = 0)	-	V _{CEO(sus)} *	40 60 80	- - -	Vdc
Collector Cutoff Current (V _{CE} = 20 Vdc, I _B = 0) (V _{CE} = 30 Vdc, I _B = 0) (V _{CE} = 40 Vdc, I _B = 0)	-	I _{CEO}	- - -	0.5 0.5 0.5	mA _{dc}
Collector Cutoff Current (V _{CE} = Rated V _{CEO} , V _{BE(off)} = 1.5 Vdc) (V _{CE} = Rated V _{CEO} , V _{BE(off)} = 1.5 Vdc, T _C = 125°C)	12	I _{CEX}	- -	0.1 0.5	mA _{dc}
Collector Cutoff Current (V _{CB} = Rated V _{CB} , I _E = 0)	-	I _{CBO}	-	0.1	mA _{dc}
Emitter Cutoff Current (V _{BE} = 5.0 Vdc, I _C = 0)	-	I _{EBO}	-	1.0	mA _{dc}

ON CHARACTERISTICS

DC Current Gain* (I _C = 50 mA _{dc} , V _{CE} = 1.0 Vdc) (I _C = 500 mA _{dc} , V _{CE} = 1.0 Vdc) (I _C = 1.0 Adc, V _{CE} = 1.0 Vdc)	8	h _{FE} *	40 20 10	- 100 -	-
Collector-Emitter Saturation Voltage* (I _C = 1.0 Adc, I _B = 0.1 Adc)	9 11 13	V _{CE(sat)} *	-	0.6	Vdc
Base-Emitter Saturation Voltage* (I _C = 1.0 Adc, I _B = 0.1 Adc)	11 13	V _{BE(sat)} *	-	1.3	Vdc
Base-Emitter On Voltage* (I _C = 1.0 Adc, V _{CE} = 1.0 Vdc)	11 13	V _{BE(on)} *	-	1.3	Vdc

SMALL SIGNAL CHARACTERISTICS

Current-Gain – Bandwidth Product (I _C = 250 mA _{dc} , V _{CE} = 10 Vdc, f = 1.0 MHz)	-	f _T	3.0	-	MHz
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f = 100 kHz)	-	C _{ob}	-	100	pF
Small-Signal Current Gain (I _C = 250 mA _{dc} , V _{CE} = 10 Vdc, f = 1.0 kHz)	-	h _{fe}	25	-	-

* Pulse Test: PW = 300 μs, Duty Cycle = 2.0%

FIGURE 2 — SWITCHING TIME EQUIVALENT CIRCUIT





FIGURE 3 — TURN-ON TIME



2N4918 thru 2N4920 (continued)

FIGURE 4 — THERMAL RESPONSE





FIGURE 5 — ACTIVE-REGION SAFE OPERATING AREA



The safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor which must be observed for reliable operation. Collector load lines for specific circuits must fall below the limits indicated by the applicable curve.

The data of Figure 5 is based upon $T_{J(pk)} = 150^{\circ}\text{C}$. T_C is variable depending upon conditions. Pulse curves are valid for duty cycles up to 10% provided $T_{J(pk)} \leq 150^{\circ}\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power which can be handled to values less than the limitations imposed by secondary breakdown.

FIGURE 6 — STORAGE TIME





FIGURE 7 — FALL TIME



2N4918 thru 2N4920 (continued)

TYPICAL DC CHARACTERISTICS

FIGURE 8 — CURRENT GAIN




FIGURE 9 — COLLECTOR SATURATION REGION




FIGURE 10 — EFFECTS OF BASE-EMITTER RESISTANCE




FIGURE 11 — "ON" VOLTAGE




FIGURE 12 — COLLECTOR CUTOFF REGION






FIGURE 13 — TEMPERATURE COEFFICIENTS



2N4921 thru 2N4923 (SILICON)

$V_{CEO} = 40-80 \text{ V}$
 $I_C = 3 \text{ A}$
 $P_D = 30 \text{ W}$

CASE 77



Medium-power plastic NPN silicon transistors designed for driver circuits, switching, and amplifier applications.

MAXIMUM RATINGS

Rating	Symbol	2N4921	2N4922	2N4923	Unit
Collector-Emitter Voltage	V_{CEO}	40	60	80	Vdc
Collector-Base Voltage	V_{CB}	40	60	80	Vdc
Emitter-Base Voltage	V_{EB}	← 5.0 →			Vdc
Collector Current – Continuous*	I_C^*	← 1.0 →			A dc
		← 3.0 →			
Base Current – Continuous	I_B	← 1.0 →			A dc
Total Device Dissipation $T_C = 25^\circ \text{C}$ Derate above 25°C	P_D	← 30 →			Watts
		← 0.24 →			
Operating & Storage Junction Temperature Range	T_J, T_{stg}	← -65 to +150 →			$^\circ \text{C}$


THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	4.16	$^\circ \text{C/W}$

* The 1.0 Amp maximum I_C value is based upon JEDEC current gain requirements.

The 3.0 Amp maximum value is based upon actual current-handling capability of the device (see Figure 5).

FIGURE 1 – POWER-TEMPERATURE DERATING CURVE



Safe Area Curves are indicated by Figure 5. All limits are applicable and must be observed.

2N4921 thru 2N4923 (continued)

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Figure No.	Symbol	Min	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage* (I _C = 0.1 Adc, I _B = 0)	-	V _{CEO(sus)} *	40 60 80	- - -	Vdc
Collector Cutoff Current (V _{CE} = 20 Vdc, I _B = 0) (V _{CE} = 30 Vdc, I _B = 0) (V _{CE} = 40 Vdc, I _B = 0)	-	I _{CEO}	- - -	0.5 0.5 0.5	mAcd
Collector Cutoff Current (V _{CE} = Rated V _{CEO} , V _{EB(off)} = 1.5 Vdc) (V _{CE} = Rated V _{CEO} , V _{EB(off)} = 1.5 Vdc, T _C = 125°C)	12	I _{CEX}	- -	0.1 0.5	mAcd
Collector Cutoff Current (V _{CB} = Rated V _{CB} , I _E = 0)	-	I _{CBO}	-	0.1	mAcd
Emitter Cutoff Current (V _{EB} = 5.0 Vdc, I _C = 0)	-	I _{EBO}	-	1.0	mAcd

ON CHARACTERISTICS

DC Current Gain* (I _C = 50 mAcd, V _{CE} = 1.0 Vdc) (I _C = 500 mAcd, V _{CE} = 1.0 Vdc) (I _C = 1.0 Adc, V _{CE} = 1.0 Vdc)	8	h _{FE} *	40 20 10	- 100 -	-
Collector-Emitter Saturation Voltage* (I _C = 1.0 Adc, I _B = 0.1 Adc)	9 11 13	V _{CE(sat)} *	-	0.6	Vdc
Base-Emitter Saturation Voltage* (I _C = 1.0 Adc, I _B = 0.1 Adc)	11 13	V _{BE(sat)} *	-	1.3	Vdc
Base-Emitter On Voltage* (I _C = 1.0 Adc, V _{CE} = 1.0 Vdc)	11 13	V _{BE(on)} *	-	1.3	Vdc

SMALL SIGNAL CHARACTERISTICS

Current-Gain - Bandwidth Product (I _C = 250 mAcd, V _{CE} = 10 Vdc, f = 1.0 MHz)	-	f _T	3.0	-	MHz
Output Capacitance (V _{CH} = 10 Vdc, I _E = 0, f = 100 kHz)	-	C _{ob}	-	100	pF
Small-Signal Current Gain (I _C = 250 mAcd, V _{CE} = 10 Vdc, f = 1.0 kHz)	-	h _{fe}	25	-	-

* Pulse Test: PW = 300 μs, Duty Cycle ≈ 2.0%.

FIGURE 2 — SWITCHING TIME EQUIVALENT CIRCUIT





FIGURE 3 — TURN-ON TIME



2N4921 thru 2N4923 (continued)

FIGURE 4 — THERMAL RESPONSE





FIGURE 5 — ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: junction temperature and secondary breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 150^{\circ}\text{C}$; T_C is variable depending on conditions. Pulse curves are valid for duty cycles of 10% provided $T_{J(pk)} \leq 150^{\circ}\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by secondary breakdown.

FIGURE 6 — STORAGE TIME





FIGURE 7 — FALL TIME



2N4921 thru 2N4923 (continued)

FIGURE 8 — CURRENT GAIN




FIGURE 9 — COLLECTOR SATURATION REGION




FIGURE 10 — EFFECTS OF BASE-EMITTER RESISTANCE




FIGURE 11 — "ON" VOLTAGE




FIGURE 12 — COLLECTOR CUTOFF REGION






FIGURE 13 — TEMPERATURE COEFFICIENTS



MP800 (GERMANIUM)
MP801

$V_{CEO} = 45-60 \text{ V}$
 $I_C = 150 \text{ A}$
 $P_D = 250 \text{ W}$



PNP germanium power transistor designed for ultra-high current applications requiring high gain and extremely low saturation voltage.

CASE 118

MAXIMUM RATINGS

Rating	Symbol	MP800/MP801		Unit
Collector-Emitter Voltage	V_{CEO}	60	45	Vdc
Collector-Emitter Voltage	V_{CES}	75	60	Vdc
Emitter-Base Voltage	V_{EB}	20		Vdc
Collector Current*	I_C^*	150		Amp
Total Device Dissipation @ $T_C = 25^\circ\text{C}$	P_D	250		Watts
Operating Junction Temperature Range	T_J	-65 to +110		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	0.33	$^\circ\text{C/W}$

ELECTRICAL CHARACTERISTICS ** For Epoxy Encapsulated unit, add "A" to device type, i. e. MP800A
($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Breakdown Voltage ($I_C = 1.0 \text{ Adc}$, $I_B = 0$)	BV_{CEO}	60 45	-	Vdc
Collector Cutoff Current ($V_{CB} = 75 \text{ Vdc}$, $I_E = 0$)	I_{CBO}	-	12	mAdc
($V_{CB} = 60 \text{ Vdc}$, $I_E = 0$)		-	12	

ON CHARACTERISTICS

DC Current Gain ($I_C = 150 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$)	h_{FE}	15	-	-
Collector-Emitter Saturation Voltage ($I_C = 150 \text{ Adc}$, $I_B = 15 \text{ Adc}$)	$V_{CE(sat)}$	-	0.30	Vdc
Base-Emitter Saturation Voltage ($I_C = 150 \text{ Adc}$, $I_B = 15 \text{ Adc}$)	$V_{BE(sat)}$	-	1.0	Vdc
Safe Operating Area (Figure 1)	SOA			Volts
100% Test - Clamped V_{CE}		-	45 40	

* For currents above 150 Amp, contact your local Motorola representative.


MP800, MP801 (continued)

FIGURE 1 — SAFE OPERATING AREA TEST CURRENT

$R_1 = 1.0\Omega, 200\text{ W}$
 $R_2 = 10\Omega, 2.0\text{ W}$
 $R_3 = 0.1\Omega, 1\%, 20\text{ W}$
 $R_4 = 0.001\Omega$
 $R_5 = 10\Omega, 2.0\text{ W}$
 $R_6 = 50\Omega, 1.0\text{ W}$
 $Q_1 = 2N2832$
 $D_1 = 1N1183$

$B_1 = \text{Adj for } I_{B(\text{on})} = 15\text{ A}$
 $B_2 = 6.0\text{ V}$
 $B_3 = \text{Adj for clamped } V_{CE}$
 $B_4 = 20\text{ V}$

** Adj P. W. to obtain $I_C = 150\text{ A}$



SWITCHING AND GENERAL PURPOSE TRANSISTORS

THE FOLLOWING TRANSISTORS ARE INCLUDED IN THIS SECTION

JAN2N559-1	2N2845	2N4890
JAN2N559-2	2N2846	2N4924
JAN2N559-3	2N2847	2N4925
2N699	2N2848	2N4926
2N702	2N3009	2N4927
2N703	2N3010	2N4928
JAN2N703	2N3011	2N4929
2N709	2N3013	2N4930
2N721	2N3014	2N4931
2N731	2N3015	2N5086
2N743	2N3053	2N5087
2N1708	2N3210	2N5088
2N1959	2N3211	2N5089
2N1990	2N3299	AF239
2N2224	2N3300	MM4000
2N2242	2N3301	MM4001
2N2410	2N3302	MM4002
2N2476	2N4123	MM4003
2N2477	2N4124	MM5000
JAN2N2709	2N4125	MM5001
2N2710	2N4126	MM5002
		MPS2369

JAN 2N559-1
 JAN 2N559-2
 JAN 2N559-3*

$V_{CES} = 15\text{ V}$
 $I_C = 50\text{ mA}$
 $P_D = 150\text{ mW}$



PNP germanium mesa transistors designed for military and industrial high-reliability, high-speed switching applications.

CASE 22
 (TO-18)

Collector connected to case

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CES}	15	Vdc
Collector-Base Voltage	V_{CB}	15	Vdc
Emitter-Base Voltage	V_{EB}	5	Vdc
Collector Current	I_C	50	mAdc
Base Current	I_B	50	mAdc
Emitter Current	I_E	50	mAdc
Total Device Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	150 2.0	mW mW/ $^\circ\text{C}$
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	300 4.0	mW mW/ $^\circ\text{C}$
Operating Junction Temperature Range	T_J	-65 to +100	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-65 to +150	$^\circ\text{C}$

* Level 3 reliability data shown for information only. Qualification tests will be initiated upon established customer requirements.

JAN 2N559-1, -2, -3 (Continued)

RELIABILITY RATINGS†

Reliability Level Indicator	QUALITY LEVELS (LTPD)				RELIABILITY LEVELS						Est. Max Failure Rate in Conservatively Designed Equipment %/1000 Hrs
					Maximum failure rate (λ) during first 1000 hours with 90% confidence.						
	Group A Subgroups		Group B Subgroups		Operation Life		Storage Life				
					$P_D = 150 \text{ mW}$ $I_E = 50 \text{ mA}$ $T_A = 25^\circ\text{C}$		$T_A = 100^\circ\text{C}$		$T_A = 150^\circ\text{C}$		
Major Defect	Minor Defect	Major Defect	Minor Defect	Major Defect	Minor Defect	Major Defect	Minor Defect	Major Defect	Minor Defect	Major Defect	Minor Defect
-1	3.0	5.0	10	20	10	20	10	20	20	—	0.1
-2	1.5	3.0	5	15	5	15	1.5	3	7	20	0.01
-3*	1.0	2.0	3	7	2	5	0.2	0.5	1	3	0.001

† This table relates the statistical sampling requirements in the specification to the reliability levels for the transistor.

* Level 3 reliability data shown for information only. Qualification tests will be initiated upon established customer requirements.

TABLE I - GROUP A INSPECTION**

Examination or Test	MIL-STD-750 Method	LTPD for Respective Reliability Level					Symbol	Limit				Unit	
		Minor		Major				Minor		Major			
		-1	-2	-3	-1	-2		-3	Min	Max	Min		Max
SUBGROUP 1 Visual and Mechanical Examination	2071	10	7	5	7	5	3	-	-	-	-	-	
SUBGROUP 2 Emitter-Base Cutoff Current ($V_{EB} = -1 \text{ Vdc}$) Collector-Base Cutoff Current ($V_{CB} = -5 \text{ Vdc}$) Emitter-Base Breakdown Voltage ($I_E = -200 \mu\text{Adc}$) Collector-Emitter Breakdown Voltage ($I_C = -100 \mu\text{Adc}$)	3061 Condition D 3036 Condition D 3026 Condition O 3011 Condition C	5	3	2	3	1.5	1.0	V_{EBO} V_{CBO} BV_{EBD} BV_{CES}	- - 5 15	5 3 - -	- - 3.5 12	10 5.0 - -	μAdc μAdc Vdr Vdc
SUBGROUP 3 Collector-Emitter Saturation Voltage ($I_C = -50 \text{ mAdc}$, $I_B = -1.5 \text{ mAdc}$) ($I_C = -10 \text{ mAdc}$, $I_B = -0.4 \text{ mAdc}$) Base-Emitter Saturation Voltage ($I_C = -10 \text{ mAdc}$, $I_B = -0.4 \text{ mAdc}$) DC Current Gain ($I_C = -10 \text{ mAdc}$, $V_{CE} = -0.5 \text{ Vdr}$)	3071 3066 Condition A 3076	5	3	2	3	1.5	1.0	$V_{CE(sat)}$ $V_{BE(sat)}$ h_{FE}	- 0.32 25	1 0.44 150	- 0.30 20	1.2 0.50 200	Vdc Vdc -
SUBGROUP 4 Rise Time ($V_{CC} = -3.5 \text{ Vdc}$, $V_{BE(off)} = 0.5 \text{ Vdc}$, $I_{B1} = -0.55 \text{ mAdc}$, $R_C = 300 \text{ ohms}$, $C_{CE} = 150 \text{ pF}$, $C_{CB} = 2 \times 10^{-5} \text{ pF}$) Storage Time ($V_{CC} = -3.5 \text{ Vdc}$, $I_{B1} = -1 \text{ mAdc}$, $I_{B2} = 0.25 \text{ mAdc}$, $R_C = 300 \text{ ohms}$) Fall Time ($V_{CC} = -3.5 \text{ Vdc}$, $I_{B1} = -1 \text{ mAdc}$, $I_{B2} = 0.25 \text{ mAdc}$, $R_C = 300 \text{ ohms}$, $C_{CB} = 2 \times 10^{-5} \text{ pF}$)	3251 Condition A 3251 Condition A 3251 Condition A	5	3	2	3	1.5	1.0	t_r t_s t_f	- - -	95 95 100	- - -	115 115 120	ns ns ns

**These tests are considered non-destructive.

JAN 2N559-1, -2, -3 (Continued)

TABLE II — GROUP B INSPECTION

Examination or Test	MIL-STD-750 Method	LTPD for Respective Reliability Level						Symbol	Limit				Unit
		Minor			Major				Minor		Major		
		-1	-2	-3	-1	-2	-3		Min	Max	Min	Max	
SUBGROUP 1 Physical Dimensions	2066	20	15	7	-	-	-	-	-	-	-	-	-
SUBGROUP 2 Tension	2036 Condition A	20	15	7	10	5	3	-	-	-	-	-	-
Solderability, Omit Aging	2036							-	-	-	-	-	-
Temperature Cycling (5 cycles) $T_{(high)} = 100 \pm 5^\circ\text{C}$ 2N559-1	1051 Condition F							-	-	-	-	-	-
$T_{(high)} = +5^\circ\text{C}$ 2N559-2 2N559-3								-	-	-	-	-	-
Thermal Shock (Glass Strain)	1056 Condition A							-	-	-	-	-	-
Moisture Resistance (No initial conditioning; one cycle; only steps 1 to 6)	1021							-	-	-	-	-	-
End-Point Tests: Emitter-Base Cutoff Current ($V_{EB} = -1$ Vdc)	3061 Condition D							I_{EBO}	-	10	-	20	$\mu\text{A dc}$
Collector-Base Cutoff Current ($V_{CB} = -5$ Vdc)	3086 Condition D							I_{CBD}	-	5	-	10	$\mu\text{A dc}$
DC Current Gain ($I_C = -10$ mA dc, $V_{CE} = -0.5$ Vdc)	3076							h_{FE}	20	200	15	250	-
SUBGROUP 3 Shock (Non-operating; 5 blows: 1500 G, 0.5 ms Orientations X_1 , Y_1 , Y_2 , and Z_1 (total = 20 blows))	2016	20	15	7	10	5	3	-	-	-	-	-	-
Constant Acceleration (20,000 G, Orientations X_1 , Y_1 , Y_2 , and Z_1)	2006							-	-	-	-	-	-
Vibration, Variable Frequency (1 cycle each in Orientations X_1 , Y_1 , and Z_1)	2056							-	-	-	-	-	-
End-Point Tests: Same as Subgroup 2													
SUBGROUP 4 Terminal Strength - Lead Fatigue (1)	2036 Condition E	20	15	7	-	-	-	-	-	-	-	-	-
SUBGROUP 5 High-Temperature Life (Non-operating) ($T_{(stg)} = 150 \pm 0^\circ\text{C}$)	1031	20	15	3	10	7	1	-	-	-	-	-	-
End-Point Tests: Same as Subgroup 2													
SUBGROUP 6 Steady-State Operation Life ($I_E = 50 \pm 5$ mA dc, $P_D = 150 \pm 15$ mW, $T_A = 25 \pm 3^\circ\text{C}$)	1026	20	15	5	10	5	2	-	-	-	-	-	-
End-Point Tests: Same as Subgroup 2													

NOTE: (1) Rejects from prior electrical-test samples from the same lot may be used for this test.

JAN 2N559-1, -2, -3 (Continued)

TABLE III — GROUP C INSPECTION*

Examination or Test	MIL-STD-750 Method	LTPD for Respective Reliability Level						Symbol	Limit				Unit	
		Minor			Major				Minor		Major			
		-1	-2	-3	-1	-2	-3		Min	Max	Min	Max		
SUBGROUP 1		10	7	5	5	3	2							
Output Capacitance ($V_{CB} = -5$ Vdc, $I_E = 0$, $f = 100$ kHz)	3236							C_{ob}	-	6	-	10	pF	
Current-Gain — Bandwidth Product ($I_E = 10$ mAdc, $V_C = -1$ Vdc, $f = 100$ MHz)	3261							f_T	300	1000	250	1000	MHz	
Delay Plus Rise Time ($V_{CC} = -3.5$ Vdc, $V_{BE(off)} = 0.5$ Vdc, $I_{B1} = -1$ mAdc, $R_C = 300$ ohms, $C_{CE} = 0.5$ pF, $C_{CB} = 2 \pm 0.5$ pF)	3251 Condition A							$t_d + t_r$	-	50	-	75	ns	
SUBGROUP 2		10	7	5	5	3	2							
Collector-Emitter Cutoff Current ($V_{CE} = 5$ Vdc, $T_A = +55^\circ\text{C}$)	3041 Condition C							I_{CES}	-	40	-	50	μ Adc	
DC Current Gain ($I_C = -10$ mAdc, $V_{CE} = -0.5$ Vdc, $T_A = -55^\circ\text{C}$)	3076							h_{FE}	10	-	8.0	-	-	
SUBGROUP 3		20	15	7	-	-	-							
Salt Atmosphere (Corrosion) End-Point Tests: Same as Group B, Subgroup 2	1041							-	-	-	-	-	-	-
SUBGROUP 4		-	20	10	-	10	5							
High-Temperature Life (Non-operating) ($T_{stg} = 100 \pm 5^\circ\text{C}$) End-Point Tests:	1031							-	-	-	-	-	-	-
Emitter-Base Breakdown Voltage ($I_E = -300$ μ Adc)	3026 Condition D							V_{EBO}	5	-	3.5	-	Vdc	
Collector-Emitter Breakdown Voltage ($I_C = -100$ μ Adc)	3011 Condition C							V_{CES}	12	-	8.0	-	Vdc	
Collector-Emitter Saturation Voltage ($I_C = -10$ mAdc, $I_B = -0.5$ mAdc)	3071							$V_{CE(sat)}$	-	0.3	-	0.6	Vdc	
Base-Emitter Saturation Voltage ($I_C = -10$ mAdc, $I_B = -0.4$ mAdc)	3066 Condition A							$V_{BE(sat)}$	0.31	0.47	0.25	0.55	Vdc	
Delay Time ($V_{CC} = -3.5$ Vdc, $V_{BE(off)} = 0.5$ vdc, $I_{B1} = -0.55$ mAdc, $R_C = 300$ ohms, $C_{CE} = 150$ pF, $C_{CB} = 2 \pm 0.5$ pF, $C_{BE} = 2 \pm 0.5$ pF)	3251 Condition A							t_d	10	35	10	45	ns	
Rise Time ($V_{CC} = -3.5$ Vdc, $V_{BE(off)} = 0.5$ Vdc, $I_{B1} = -0.55$ mAdc, $R_C = 300$ ohms, $C_{CE} = 150$ pF, $C_{CB} = 2 \pm 0.5$ pF)	3251 Condition A							t_r	15	105	15	125	ns	
Storage Time ($V_{CC} = -3.5$ Vdc, $I_{B1} = -1$ mAdc, $I_{B2} = 0.25$ mAdc, $R_C = 300$ ohms)	3251 Condition A							t_s	15	105	15	125	ns	

* Group C is to be performed on the first lot and every 6 months thereafter.

2N699 (SILICON)

$V_{CB} = 120 \text{ V}$
 $f_T = 50 \text{ MHz (min)}$
 $P_D = 0.6 \text{ W}$

NPN silicon annular transistor designed for medium-current switching and amplifier applications.



CASE 79
(TO-39)

Collector connected to case

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CER}	80	Vdc
Collector-Base Voltage	V_{CB}	120	Vdc
Emitter-Base Voltage	V_{EB}	5.0	Vdc
Total Device Dissipation $T_A = 25^\circ \text{C}$ Derate above 25°C	P_D	0.6 4.0	Watt $\text{mW}/^\circ \text{C}$
Total Device Dissipation $T_C = 25^\circ \text{C}$ Derate above 25°C	P_D	2.0 13.3	Watts $\text{mW}/^\circ \text{C}$
Operating Junction Temperature Range	T_J	175	$^\circ \text{C}$
Storage Temperature Range	T_{stg}	-65 to +200	$^\circ \text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	75	$^\circ \text{C}/\text{W}$
Thermal Resistance, Junction to Ambient	θ_{JA}	250	$^\circ \text{C}/\text{W}$

2N699 (continued)

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Breakdown Voltage* ($I_C = 100\text{ mAdc}$, $R_{BE} \leq 10\text{ ohms}$)	BV_{CER}^*	80	-	Vdc
Collector Cutoff Current ($V_{CB} = 60\text{ Vdc}$, $I_E = 0$) ($V_{CB} = 60\text{ Vdc}$, $I_E = 0$, $T_A = 150^\circ\text{C}$)	I_{CBO}	- -	2.0 200	μAdc
Emitter Cutoff Current ($V_{EB} = 2.0\text{ Vdc}$, $I_C = 0$)	I_{EBO}	-	100	μAdc

ON CHARACTERISTICS

DC Current Gain* ($I_C = 150\text{ mAdc}$, $V_{CE} = 10\text{ Vdc}$)	h_{FE}^*	40	120	-
Collector-Emitter Saturation Voltage* ($I_C = 150\text{ mAdc}$, $I_B = 15\text{ mAdc}$)	$V_{CE(sat)}^*$	-	5.0	Vdc
Base-Emitter Saturation Voltage* ($I_C = 150\text{ mAdc}$, $I_B = 15\text{ mAdc}$)	$V_{BE(sat)}^*$	-	1.3	Vdc

SMALL SIGNAL CHARACTERISTICS

Current-Gain — Bandwidth Product ($I_C = 50\text{ mAdc}$, $V_{CE} = 10\text{ Vdc}$, $f = 20\text{ MHz}$)	f_T	50	-	MHz
Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f = 100\text{ kHz}$)	C_{ob}	-	20	pF
Input Impedance ($I_C = 1.0\text{ mAdc}$, $V_{CB} = 5.0\text{ Vdc}$, $f = 1.0\text{ kHz}$) ($I_C = 5.0\text{ mAdc}$, $V_{CB} = 10\text{ Vdc}$, $f = 1.0\text{ kHz}$)	h_{ib}	20 -	30 10	ohms
Voltage Feedback Ratio ($I_C = 1.0\text{ mAdc}$, $V_{CB} = 5.0\text{ Vdc}$, $f = 1.0\text{ kHz}$) ($I_C = 5.0\text{ mAdc}$, $V_{CB} = 10\text{ Vdc}$, $f = 1.0\text{ kHz}$)	h_{rb}	- -	2.5 3.0	$\times 10^{-4}$
Small-Signal Current Gain ($I_C = 1.0\text{ mAdc}$, $V_{CE} = 5.0\text{ Vdc}$, $f = 1.0\text{ kHz}$) ($I_C = 5.0\text{ mAdc}$, $V_{CE} = 10\text{ Vdc}$, $f = 1.0\text{ kHz}$)	h_{fe}	35 45	100 -	-
Output Admittance ($I_C = 1.0\text{ mAdc}$, $V_{CB} = 5.0\text{ Vdc}$, $f = 1.0\text{ kHz}$) ($I_C = 5.0\text{ mAdc}$, $V_{CB} = 10\text{ Vdc}$, $f = 1.0\text{ kHz}$)	h_{ob}	0.1 -	0.5 1.0	μmhos

* Pulse Test: Pulse Width $\leq 300\ \mu\text{s}$; Duty Cycle $\leq 2\%$.

2N702 (SILICON)

2N703

(JAN 2N703 ALSO AVAILABLE)

V_{CEO} = 25 V
I_C = 50 mA
P_D = 300 mW

NPN silicon annular transistor designed for low-level, high-speed switching applications.



CASE 22
(TO-18)

MAXIMUM RATINGS (T_A = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V _{CEO}	25	Vdc
Collector-Base Voltage	V _{CB}	25	Vdc
Emitter-Base Voltage	V _{EB}	5.0	Vdc
Collector Current	I _C	50	mAdc
Total Device Dissipation @ T _A = 25°C	P _D	300	mW
Derate above 25°C		2.0	mW/°C
Total Device Dissipation @ T _C = 25°C	P _D	600	mW
Derate above 25°C		4.0	mW/°C
Operating and Storage Junction Temperature Range	T _{stg}	-65 to +175	°C

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Breakdown Voltage (I _C = 2.0 mAdc, I _E = 0)	BV _{CEO}	25	-	-	Vdc
Collector-Base Breakdown Voltage (I _C = 5.0 μA, I _E = 0)	BV _{CBO}	25	-	-	Vdc
Emitter-Base Breakdown Voltage (I _E = 10 μA, I _C = 0)	BV _{EBO}	5.0	-	-	Vdc
Collector Cutoff Current (V _{CE} = 20 Vdc, I _B = 0)	I _{CEO}	-	-	10	μAde
Collector Cutoff Current (V _{CB} = 10 Vdc, I _E = 0) (V _{CB} = 10 Vdc, I _E = 0, T _A = +150°C)	I _{CBO}	-	-	0.5 50	μAde

ON CHARACTERISTICS

DC Current Gain* (I _C = 10 mAdc, V _{CE} = 5.0 Vdc)	2N702	h _{FE} *	20	-	60	-
	2N703		40	-	100	
(I _C = 10 mAdc, V _{CE} = 5.0 Vdc, T _A = -55°C)	2N702		12	-	-	
	2N703		20	-	-	
Collector-Emitter Saturation Voltage* (I _C = 10 mAdc, I _B = 1.0 mAdc)		V _{CE(sat)} *	-	-	0.5	Vdc
Base-Emitter On Voltage* (I _C = 10 mAdc, V _{CE} = 5.0 Vdc)		V _{BE(on)} *	0.7	-	0.95	Vdc

SMALL-SIGNAL CHARACTERISTICS

Current-Gain - Bandwidth Product (I _E = 10 mAdc, V _{CE} = 5.0 Vdc, f = 100 MHz)		f _T	70	150		MHz
Output Capacitance (V _{CB} = 5.0 Vdc, I _E = 0, f = 1.0 MHz)		C _{ob}	-	3.0	6.0	pF

*Pulse Test: Pulse Width = 300 μs, Duty Cycle = 2.0%.

2N709 (SILICON)

$V_{CE0} = 6\text{ V}$
 $I_C = 100\text{ mA}$
 $P_D = 300\text{ mW}$



NPN silicon annular transistor designed for ultra-high speed switching applications.


CASE 22 (TO-18)

Collector connected to case

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emmitter Voltage	V_{CE0}	6	Vdc
Collector-Base Voltage	V_{CB}	15	Vdc
Emmitter-Base Voltage	V_{EB}	4	Vdc
Collector Current	I_C	100	mAdc
Total Device Dissipation $T_A = 25^{\circ}\text{C}$ Derate above 25°C	P_D	300 1.71	mWatts mW/ $^{\circ}\text{C}$
Total Device Dissipation $T_C = 100^{\circ}\text{C}$ Derate above 100°C	P_D	500 2.0	mWatts mW/ $^{\circ}\text{C}$
Operating & Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200	$^{\circ}\text{C}$
Lead Temperature (Soldering, 10 second time limit)	-	300	$^{\circ}\text{C}$

FIGURE 1 — STORAGE TIME CONSTANT TEST CIRCUIT



2N709 (continued)

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Collector-Emitter Sustaining Voltage* ($I_C = 10\text{ mAdc}$, $I_B = 0$)	$BV_{CEO(sus)}$ *	6	-	-	Vdc
Collector-Base Breakdown Voltage ($I_C = 10\text{ }\mu\text{Adc}$, $I_E = 0$)	BV_{CBO}	15	-	-	Vdc
Emitter-Base Breakdown Voltage ($I_E = 10\text{ }\mu\text{Adc}$, $I_C = 0$)	BV_{EBO}	4	-	-	Vdc
Collector Cutoff Current ($V_{CB} = 5\text{ Vdc}$, $I_E = 0$) ($V_{CB} = 5\text{ Vdc}$, $I_E = 0$, $T_A = 125^\circ\text{C}$)	I_{CBO}	-	0.002 0.5	0.05 5.0	μAdc

ON CHARACTERISTICS


DC Current Gain* ($I_C = 10\text{ mAdc}$, $V_{CE} = 0.5\text{ Vdc}$) ($I_C = 10\text{ mAdc}$, $V_{CE} = 0.5\text{ Vdc}$, $T_A = -55^\circ\text{C}$) ($I_C = 30\text{ mAdc}$, $V_{CE} = 1\text{ Vdc}$)	h_{FE} *	20 10 15	- - -	120 - -	-
Collector-Emitter Saturation Voltage ($I_C = 3\text{ mAdc}$, $I_B = 0.15\text{ mAdc}$)	$V_{CE(sat)}$	-	0.2	0.3	Vdc
Base-Emitter Saturation Voltage ($I_C = 3\text{ mAdc}$, $I_B = 0.15\text{ mAdc}$)	$V_{BE(sat)}$	0.70	-	0.85	Vdc

DYNAMIC CHARACTERISTICS

Current-Gain-Bandwidth Product ($I_C = 5\text{ mAdc}$, $V_{CE} = 4\text{ Vdc}$, $f = 100\text{ MHz}$)	f_T	600	-	-	MHz
Output Capacitance ($V_{CB} = 5\text{ Vdc}$, $I_E = 0$)	C_{ob}	-	-	3	pF
Input Capacitance ($V_{EB} = 0.5\text{ Vdc}$, $I_C = 0$)	C_{ib}	-	-	2	pF
Turn-On Time, Figure 2 ($V_{CC} = 1\text{ Vdc}$, $V_{EB}(\text{off}) = 1\text{ Vdc}$, $I_C = 10\text{ mAdc}$, $I_{B1} = 2\text{ mAdc}$, $I_{B2} = 1.0\text{ mA}$)	t_{on}	-	8	15	ns
Turn-Off Time, Figure 2 ($V_{CC} = 1\text{ Vdc}$, $I_C = 10\text{ mAdc}$, $I_{B1} = I_{B2} = 1\text{ mAdc}$)	t_{off}	-	6	15	ns
Storage Time, Figure 1 ($I_C = 5\text{ mAdc}$, $I_{B1} = I_{B2} = 5\text{ mAdc}$)	t_s	-	-	6	ns


*Pulse Test: Pulse Width = 300 μs ; Duty Cycle = 2%

FIGURE 2 — TURN-ON & TURN-OFF TIME TEST CIRCUIT



2N721 (SILICON)

$V_{CB} = 50 \text{ V}$
 $f_T = 50 \text{ MHz min}$



CASE 22
(TO-18)

PNP silicon annular transistor for high-frequency general-purpose amplifier applications.

Collector connected to case

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	35	Vdc
Collector-Emitter Voltage	V_{CER}	50	Vdc
Collector - Base Voltage	V_{CB}	50	Vdc
Emitter - Base Voltage	V_{EB}	5.0	Vdc
Total Device Dissipation @ $T_A = 25^\circ\text{C}$ (Derate above 25°C)	P_D	0.40 2.67	Watts mW/ $^\circ\text{C}$
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ $T_C = 100^\circ\text{C}$ (Derate above 25°C)	P_D	1.5 0.75 10	Watts mW/ $^\circ\text{C}$
Operating & Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200	$^\circ\text{C}$

2N721 (continued)

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Sustaining Voltage* ($I_C = 100\text{ mAdc}$, $I_B = 0$)	$V_{CEO(sus)}^*$	35	-	Vdc
Collector-Emitter Sustaining Voltage* ($I_C = 100\text{ mAdc}$, $R_{BE} \leq 100\text{ ohms}$)	$V_{CER(sus)}^*$	50	-	Vdc
Collector-Base Breakdown Voltage ($I_C = 100\text{ }\mu\text{A}$, $I_E = 0$)	V_{CBO}	50	-	Vdc
Collector Cutoff Current ($V_{CB} = 30\text{ Vdc}$, $I_E = 0$) ($V_{CB} = 30\text{ Vdc}$, $I_E = 0$, $T_A = 150^\circ\text{C}$)	I_{CBO}	-	1.0	μA
Emitter Cutoff Current ($V_{BE} = 2.0\text{ Vdc}$, $I_C = 0$)	I_{EBO}	-	100	μA

ON CHARACTERISTICS

DC Current Gain* ($I_C = 150\text{ mAdc}$, $V_{CE} = 10\text{ Vdc}$) ($I_C = 5.0\text{ mAdc}$, $V_{CE} = 10\text{ Vdc}$)	h_{FE}^*	20 15	45 -	-
Collector-Emitter Saturation Voltage ($I_C = 150\text{ mAdc}$, $I_B = 15\text{ mAdc}$)	$V_{CE(sat)}$	-	1.5	Vdc
Base-Emitter Saturation Voltage ($I_C = 150\text{ mAdc}$, $I_B = 15\text{ mAdc}$)	$V_{BE(sat)}$	-	1.3	Vdc

SMALL SIGNAL CHARACTERISTICS

Current-Gain -- Bandwidth Product ($I_C = 50\text{ mAdc}$, $V_{CE} = 10\text{ Vdc}$, $f = 20\text{ MHz}$)	f_T	50	-	MHz
Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f = 100\text{ kHz}$)	C_{ob}	-	45	pF
Input Capacitance ($V_{BE} = 0.5\text{ Vdc}$, $I_C = 0$)	C_{ib}	-	100	pF
Input Impedance ($I_C = 1.0\text{ mAdc}$, $V_{CB} = 5.0\text{ Vdc}$, $f = 1.0\text{ kHz}$) ($I_C = 5.0\text{ mAdc}$, $V_{CB} = 10\text{ Vdc}$, $f = 1.0\text{ kHz}$)	h_{ib}	25 -	35 10	ohms
Voltage Feedback Ratio ($I_C = 1.0\text{ mAdc}$, $V_{CB} = 5.0\text{ Vdc}$, $f = 1.0\text{ kHz}$) ($I_C = 5.0\text{ mAdc}$, $V_{CB} = 10\text{ Vdc}$, $f = 1.0\text{ kHz}$)	h_{rb}	- -	8.0 8.0	$\times 10^{-4}$
Small Signal Current Gain ($I_C = 1.0\text{ mAdc}$, $V_{CE} = 5.0\text{ Vdc}$, $f = 1.0\text{ kHz}$) ($I_C = 5.0\text{ mAdc}$, $V_{CE} = 10\text{ Vdc}$, $f = 1.0\text{ kHz}$)	h_{fe}	15 20	50 -	
Output Admittance ($I_C = 1.0\text{ mAdc}$, $V_{CB} = 5.0\text{ Vdc}$, $f = 1.0\text{ kHz}$) ($I_C = 5.0\text{ mAdc}$, $V_{CB} = 10\text{ Vdc}$, $f = 1.0\text{ kHz}$)	h_{ob}	- -	1.0 5.0	μhos

* Pulse Test: Pulse Width = 300 μs ; Duty Cycle = 1.0%

2N731 (SILICON)

$V_{CER} = 40 \text{ V}$
 $I_C = 1.0 \text{ A}$
 $P_D = 0.5 \text{ W}$

NPN silicon transistor designed primarily for large-signal, medium power audio frequency applications in industrial service.



CASE 22
(TO-18)

Collector electrically connected to case

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage ($R_{BE} = \leq 10 \text{ ohms}$)	V_{CER}	40	Vdc
Collector-Base Voltage	V_{CB}	60	Vdc
Emitter-Base Voltage	V_{EB}	5.0	Vdc
Collector Current - Continuous	I_C	1.0	Adc
Total Device Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	0.5 3.33	Watt mW/ $^\circ\text{C}$
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	1.5 10	Watts mW/ $^\circ\text{C}$
Operating Junction Temperature Range	T_J	+175	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-65 to +200	$^\circ\text{C}$

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Breakdown Voltage* ($I_C = 100 \text{ mAdc}$, $R_{BE} = 10 \text{ ohms}$)	BV_{CER}^*	40	-	Vdc
Collector-Base Breakdown Voltage ($I_C = 100 \text{ }\mu\text{Adc}$, $I_E = 0$)	BV_{CBO}	60	-	Vdc
Emitter-Base Breakdown Voltage ($I_E = 100 \text{ }\mu\text{Adc}$, $I_C = 0$)	BV_{EBO}	5.0	-	Vdc
Collector Cutoff Current ($V_{CB} = 30 \text{ Vdc}$, $I_E = 0$) ($V_{CB} = 30 \text{ Vdc}$, $I_E = 0$, $T_A = 150^\circ\text{C}$)	I_{CBO}	- -	1.0 100	μAdc

ON CHARACTERISTICS

DC Current Gain ($I_C = 150 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$)	h_{FE}	40	120	-
Collector-Emitter Saturation Voltage* ($I_C = 150 \text{ mAdc}$, $I_B = 15 \text{ mAdc}$)	$V_{CE(sat)}^*$	-	1.5	Vdc
Base-Emitter Saturation Voltage* ($I_C = 150 \text{ mAdc}$, $I_B = 15 \text{ mAdc}$)	$V_{BE(sat)}^*$	-	1.3	Vdc

DYNAMIC CHARACTERISTICS

Current-Gain-Bandwidth Product ($I_C = 50 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$, $f = 20 \text{ MHz}$)	f_T	25	-	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 1.0 \text{ MHz}$)	C_{ob}	-	35	pF
Input Capacitance ($V_{BE} = 0.5 \text{ Vdc}$, $I_C = 0$, $f = 1.0 \text{ MHz}$)	C_{ib}	-	80	pF

* Pulse Test: Pulse Width = 300 μs , Duty Cycle = 2.0%.

2N743

$V_{CEO} = 12\text{ V}$
 $I_C = 200\text{ mA}$
 $f_T = 282\text{ MHz min}$



NPN silicon annular transistor designed for high-speed, low-current, saturated switching operations.

CASE 22
(TO-18)

Collector connected to case

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	12	Vdc
Collector-Base Voltage	V_{CB}	20	Vdc
Emitter-Base Voltage	V_{EB}	5.0	Vdc
Collector Current - Continuous	I_C	200	mAdc
Total Device Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	300 1.71	mW mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200	$^\circ\text{C}$

SWITCHING TEST CIRCUITS

FIGURE 1 — TURN-ON AND TURN-OFF TIME TEST CIRCUIT





FIGURE 2 — CHARGE-STORAGE TIME TEST CIRCUIT



Condition	CIRCUIT CONDITIONS									
	(VOLTS)					(OHMS)				
	V_1	V_{BB}	V_2	V_{BB}	V_{CC}	$R_1 = R_2$	R_3	R_4	R_5	
1	15	-3.0	-15	+12	3.0	3.3 k	50	220	-	
2	20	-4.5	-20	+15.3*	6.0	330	56	-	1.0 k	

* V_{BB} is pulsed for 1.5 s at less than 10% Duty Cycle to maintain $T_C < 30^\circ\text{C}$.

2N743 (continued)

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Breakdown Voltage (I _C = 10 mA _{d.c.} , I _B = 0)	BV _{CEO}	12	-	V _{d.c.}
Collector-Cutoff Current (V _{CE} = 20 V _{d.c.} , V _{BE} = 0) (V _{CE} = 20 V _{d.c.} , V _{BE} = 0, T _A = 170°C)	I _{CES}	-	1.0 100	μA _{d.c.}
Collector Cutoff Current (V _{CE} = 10 V _{d.c.} , V _{EB(off)} = 0.35 V _{d.c.} , T _A = 100°C)	I _{CEX}	-	30	μA _{d.c.}
Collector Cutoff Current (V _{CB} = 20 V _{d.c.} , I _E = 0)	I _{CBO}	-	1.0	μA _{d.c.}
Emitter Cutoff Current (V _{BE} = 5.0 V _{d.c.} , I _C = 0)	I _{EBO}	-	10	μA _{d.c.}

ON CHARACTERISTICS

DC Current Gain (I _C = 1.0 mA _{d.c.} , V _{CE} = 0.25 V _{d.c.}) (I _C = 10 mA _{d.c.} , V _{CE} = 0.35 V _{d.c.}) (I _C = 10 mA _{d.c.} , V _{CE} = 0.35 V _{d.c.} , T _A = -55°C) (I _C = 100 mA _{d.c.} , V _{CE} = 1.0 V _{d.c.})	h _{FE}	10 20 10 10	- 60 - -	-
Collector-Emitter Saturation Voltage (I _C = 10 mA _{d.c.} , I _B = 1.0 mA _{d.c.} , T _A = 170°C) (I _C = 100 mA _{d.c.} , I _B = 10 mA _{d.c.} , T _A = 170°C) (I _C = 10 mA _{d.c.} , I _B = 1.0 mA _{d.c.} , T _A = -55°C)	V _{CE(sat)}	- - -	0.35 1.0 1.1	V _{d.c.}
Base-Emitter Saturation Voltage (I _C = 10 mA _{d.c.} , I _B = 1.0 mA _{d.c.}) (I _C = 10 mA _{d.c.} , I _B = 1.0 mA _{d.c.} , T _A = -55°C) (I _C = 100 mA _{d.c.} , I _B = 10 mA _{d.c.}) (I _C = 100 mA _{d.c.} , I _B = 10 mA _{d.c.} , T _A = -55°C)	V _{BE(sat)}	0.65 - - -	0.85 1.1 1.5 1.6	V _{d.c.}

DYNAMIC CHARACTERISTICS

Current-Gain-Bandwidth Product (I _C = 10 mA _{d.c.} , V _{CE} = 10 V _{d.c.} , f = 100 MHz)	f _T	282	-	MHz
Output Capacitance (V _{CB} = 5.0 V _{d.c.} , I _E = 0, f = 1.0 MHz)	C _{ob}	-	5.0	pF
Turn-On Time (V _{CC} = 3.0 V _{d.c.} , V _{BE(off)} = 1.5 V _{d.c.} , I _C = 10 mA _{d.c.} , I _{B1} = 3.0 mA _{d.c.} , Condition 1) (V _{CC} = 6.0 V _{d.c.} , V _{BE(off)} = 2.4 V _{d.c.} , I _C = 100 mA _{d.c.} , I _{B1} = 40 mA _{d.c.} , Figure 1, Condition 2)	t _{on}	- -	16 12	ns
Turn-Off Time (V _{CC} = 3.0 V _{d.c.} , I _C = 10 mA _{d.c.} , I _{B1} = 3.0 mA _{d.c.} , I _{B2} = 1.5 mA _{d.c.} , Condition 1) (V _{CC} = 6.0 V _{d.c.} , I _C = 100 mA _{d.c.} , I _{B1} = 40 mA _{d.c.} , I _{B2} = 20 mA _{d.c.} , Figure 1, Condition 2)	t _{off}	- -	24 40	ns
Storage Time (I _C = 10 mA _{d.c.} , I _{B1} = I _{B2} = 10 mA _{d.c.} , V _{CC} = 10 V _{d.c.} , Figure 2)	t _s	-	14	ns

2N1708 (SILICON)

$V_{CEO} = 12\text{ V}$
 $I_C = 200\text{ mA}$
 $P_D = 300\text{ mW}$



CASE 26 (TO-46)



Collector electrically connected to case

NPN silicon transistor designed for very-high-speed, low-power saturated switching applications for computers in military and industrial service.

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emmitter Voltage	V_{CEO}	12	Vdc
Collector-Base Voltage	V_{CB}	25	Vdc
Emitter-Base Voltage	V_{EB}	3.0	Vdc
Collector Current	I_C	200	mAdc
Total Device Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	300 2.0	mW mW/°C
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	1.0 6.67	Watt mW/°C
Operating Junction Temperature Range	T_J	+175	°C
Storage Temperature Range	T_{stg}	-65 to +300	°C
Lead Temperature 1/16" ± 1/32" from case, 10 s	T_L	+235	°C

FIGURE 1 — TURN-ON AND TURN-OFF TIME TEST CIRCUIT



NOTE 1: With certain types of power supplies, it may be necessary to connect 25 μF decoupling capacitors across the power-supply terminals for V_{CC} and V_{BE} .

NOTE 2: Input voltage (V_{in}) obtained from a pulse generator having an output impedance of 50 ohms, V_r rise time $\leq 1.0\text{ ns}$, pulse duration $\leq 300\text{ ns}$, and duty factor $\leq 2.0\%$.

NOTE 3: Input and output waveforms, shown above, monitored by means of an oscilloscope having a rise time $\leq 0.5\text{ ns}$, input capacitance of probe $\leq 2.5\text{ pF}$ with shunt resistance $\geq 3000\text{ ohms}$.

2N1708 (continued)

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage* (I _C = 10 mA _{dc} , I _B = 0)	BV _{CEO(sus)} *	12	-	V _{dc}
Collector-Base Breakdown Voltage (I _C = 100 μA _{dc} , I _E = 0)	BV _{CBO}	25	-	V _{dc}
Emitter-Base Breakdown Voltage (I _E = 100 μA _{dc} , I _C = 0)	BV _{EBO}	3.0	-	V _{dc}
Collector-Cutoff Current (V _{CE} = 10 V _{dc} , V _{BE} = 0.25 V _{dc} , T _A = 100°C)	I _{CEX}	-	15	μA _{dc}
Collector Cutoff Current (V _{CB} = 15 V _{dc} , I _E = 0) (V _{CB} = 15 V _{dc} , I _E = 0, T _A = 150°C)	I _{CBO}	-	0.025 15	μA _{dc}

ON CHARACTERISTICS



DC Current Gain* (I _C = 10 mA _{dc} , V _{CE} = 1.0 V _{dc})	h _{FE}	20	-	-
Collector-Emitter Saturation Voltage (I _C = 10 mA _{dc} , I _B = 1.0 mA _{dc}) (I _C = 50 mA _{dc} , I _B = 5.0 mA _{dc})	V _{CE(sat)}	-	0.22 0.35	V _{dc}
Base-Emitter Saturation Voltage (I _C = 10 mA _{dc} , I _B = 1.0 mA _{dc})	V _{BE(sat)}	0.7	0.9	V _{dc}

DYNAMIC CHARACTERISTICS

Current-Gain-Bandwidth Product (I _C = 10 mA _{dc} , V _{CE} = 10 V _{dc} , f = 100 MHz)	f _T	200	-	MHz
Output Capacitance (V _{CB} = 10 V _{dc} , I _E = 0, f = 140 kHz)	C _{ob}	-	6.0	pF
Turn-On Time (Figure 1) (I _C = 10 mA _{dc} , I _{B1} = 3.0 mA _{dc} , I _{B2} = 1.0 mA _{dc})	t _{on}	-	40	ns
Turn-Off Time (Figure 1) (V _{CC} = 3.0 V _{dc} , I _C = 10 mA _{dc} , I _{B1} = 3.0 mA _{dc} , I _{B2} = 1.0 mA _{dc})	t _{off}	-	75	ns
Storage Time (Figure 2) (I _C = 10 mA _{dc} , I _{B1} = I _{B2} = 10 mA _{dc})	t _s	-	25	ns

* Pulse Test: Pulse Length ≤ 6.0 ms, Duty Cycle ≤ 30%.

FIGURE 2 — STORAGE TIME TEST CIRCUIT




NOTE 1: Input voltage (V_{in}) obtained from pulse generator having an output impedance of 50 ohms. V_{in} rise time < 1 ns, pulse duration ~ 300 ns, and duty factor ≤ 2.0%.

NOTE 2: Input and output wave forms monitored by means of an oscilloscope having a rise time ≤ 0.5 ns; input capacitance of probe < 2.5 pF with shunt resistance ≥ 1000 ohms.

2N1959 (SILICON)

$V_{CER} = 40\text{ V}$
 $I_C = 500\text{ mA}$
 $P_D = 600\text{ mW}$



CASE 31
(TO-5)

NPN silicon annular transistor designed for high-speed, medium-power saturated switching applications.

Collector connected to case

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage $R_{BE} = 10\text{ ohms}$	V_{CER}	40	Vdc
Collector-Base Voltage	V_{CB}	60	Vdc
Emitter-Base Voltage	V_{EB}	5	Vdc
Collector Current	I_C	500	mAdc
Total Device Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	600 4.0	mW mW/ $^\circ\text{C}$
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	2.0 1.3	Watts mW/ $^\circ\text{C}$
Operating Junction Temperature Range	T_J	-65to + 175	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-65 to + 300	$^\circ\text{C}$

2N1959 (continued)

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise specified)

Characteristic	Symbol	Min	Max	Unit
Collector-Emitter Breakdown Voltage ($I_C = 50 \mu\text{A}$, $R_{BE} = 10 \text{ ohms}$)	BV_{CER}	40	—	Vdc
Collector-Base Breakdown Voltage ($I_C = 100 \mu\text{A}$, $I_E = 0$)	BV_{CBO}	60	—	Vdc
Emitter-Base Breakdown Voltage ($I_E = 100 \mu\text{A}$, $I_C = 0$)	BV_{EBO}	5.0	—	Vdc
Collector Cutoff Current ($V_{CB} = 30 \text{ Vdc}$, $I_E = 0$) ($V_{CB} = 30 \text{ Vdc}$, $I_E = 0$, $T_A = 150^\circ\text{C}$)	I_{CBO}	—	0.5 300	μA

ON CHARACTERISTICS


DC Current Gain ($I_C = 150 \text{ mA}$, $V_{CE} = 10 \text{ Vdc}$)	h_{FE}	40	120	—
Collector-Emitter Saturation Voltage ($I_C = 150 \text{ mA}$, $I_B = 15 \text{ mA}$)	$V_{CE(sat)}$	—	0.45	Vdc
Base-Emitter Saturation Voltage ($I_C = 150 \text{ mA}$, $I_B = 15 \text{ mA}$)	$V_{BE(sat)}$	—	1.3	Vdc

DYNAMIC CHARACTERISTICS

Current-Gain-Bandwidth Product ($I_C = 25 \text{ mA}$, $V_{CB} = 10 \text{ Vdc}$, $f = 100 \text{ MHz}$)	f_T	100	—	MHz	
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 1 \text{ MHz}$)	C_{ob}	—	18	pF	
Turn-On Time	Figure 1 ($V_{CC} = 7 \text{ Vdc}$, $I_C = 150 \text{ mA}$, $I_{B1} = I_{B2} = 15 \text{ mA}$)	t_{on}	—	65	ns
Turn-Off Time		t_{off}	—	45	ns
Storage Time		t_s	—	25	ns

* t_{on} , t_{off} , and t_s measured from 50% point of input pulse.

FIGURE 1 — SWITCHING TIME TEST CIRCUIT



2N1990 (SILICON)



$V_{CB} = 100\text{ V}$
 $I_C = 1.0\text{ A}$
 $P_D = 0.6\text{ W}$

. . . NPN silicon transistor designed for driving neon display tubes.

CASE 79
(TO-39)

Collector connected to case

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Base Voltage	V_{CB}	100	Vdc
Emitter-Base Voltage	V_{EB}	3.0	Vdc
Collector Current-Continuous	I_C	1.0	Adc
Total Device Dissipation $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	0.6 4.8	W mW/ $^\circ\text{C}$
Total Device Dissipation $T_C = 2.5^\circ\text{C}$ @ $T_C = 100^\circ\text{C}$	P_D	2.0 1.0	W
Operating & Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	62.5	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	θ_{JA}	208	$^\circ\text{C/W}$

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS


Collector Cutoff Current ($V_{CE} = 75\text{ Vdc}, I_B = 10\ \mu\text{Adc}$) ($V_{CE} = 75\text{ Vdc}, I_B = 250\ \mu\text{Adc}, T_A = 150^\circ\text{C}$)	I_{CEX}	-	10 250	μAdc
--	-----------	---	-----------	-----------------

ON CHARACTERISTICS

DC Current Gain ($I_C = 30\text{ mAdc}, V_{CE} = 10\text{ Vdc}$)	h_{FE}	20	-	-
Collector-Emitter Saturation Voltage ($I_C = 2.0\text{ mAdc}, I_B = 0.2\text{ mAdc}$)	$V_{CE(sat)}$	-	0.5	Vdc
Base-Emitter Saturation Voltage ($I_C = 2.0\text{ mAdc}, I_B = 0.2\text{ mAdc}$)	$V_{BE(sat)}$	-	1.0	Vdc

2N2224 (SILICON)

$V_{CEO} = 40 \text{ V}$
 $I_C = 0.5 \text{ A}$
 $P_D = 800 \text{ mW}$



. . . NPN silicon annular transistor designed primarily for high speed switching applications.

CASE 31
(TO-5)

Collector connected to case

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	40	Vdc
Collector-Base Voltage	V_{CB}	65	Vdc
Emitter-Base Voltage	V_{EB}	5.0	Vdc
Collector Current-Continuous	I_C	0.5	A dc
Total Device Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	0.8 5.33	W mW/ $^\circ\text{C}$
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	3.0 20	Watts mW/ $^\circ\text{C}$
Operating Junction Temperature Range	T_J	+175	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-65 to +300	$^\circ\text{C}$

2N2224 (continued)

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
Collector-Emitter Sustaining Voltage ($I_C = 10\text{ mAdc}$, $I_B = 0$)	V_{CEO}	40	-	Vdc
Collector-Base Breakdown Voltage ($I_C = 10\text{ }\mu\text{Adc}$, $I_E = 0$)	V_{CBO}	65	-	Vdc
Emitter-Base Breakdown Voltage ($I_E = 10\text{ }\mu\text{Adc}$, $I_C = 0$)	V_{EBO}	5.0	-	Vdc
Collector-Cutoff Current ($V_{CB} = 50\text{ Vdc}$, $I_E = 0$) ($V_{CB} = 50\text{ Vdc}$, $I_E = 0$, $T_A = +150^\circ\text{C}$)	I_{CBO}	-	0.01 10	μAdc
Emitter Cutoff Current ($V_{EB} = 4.0\text{ Vdc}$, $I_C = 0$)	I_{EBO}	-	1.0	μAdc

ON CHARACTERISTICS


DC Current Gain ($I_C = 0.1\text{ mAdc}$, $V_{CE} = 10\text{ Vdc}$) ($I_C = 1.0\text{ mAdc}$, $V_{CE} = 10\text{ Vdc}$) ($I_C = 10\text{ mAdc}$, $V_{CE} = 10\text{ Vdc}$) ($I_C = 100\text{ mAdc}$, $V_{CE} = 1.0\text{ Vdc}$)	h_{FE}	20 25 35 40	- - 115 120	-
Collector-Emitter Saturation Voltage* ($I_C = 150\text{ mAdc}$, $I_B = 15\text{ mAdc}$)	$V_{CE(sat)}^*$	-	0.4	Vdc
Base-Emitter Saturation Voltage* ($I_C = 150\text{ mAdc}$, $I_B = 15\text{ mAdc}$)	$V_{BE(sat)}^*$	-	1.3	Vdc

DYNAMIC CHARACTERISTICS

Current-Gain-Bandwidth Product ($I_C = 20\text{ mAdc}$, $V_{CE} = 20\text{ Vdc}$, $f = 100\text{ MHz}$) ($I_C = 80\text{ mAdc}$, $V_{CE} = 10\text{ Vdc}$, $f = 100\text{ MHz}$)	f_T	250 160	- -	MHz
Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$)	C_{ob}	-	8.0	pF
Circuit Delay (Figure 1) ($T_A = 25^\circ\text{C}$)	t_{dc}	-	15	ns
Circuit Delay - Total Change (Figure 1) ($T_A = +10^\circ\text{C}$ to $T_A = +25^\circ\text{C}$)	Δt_{dc}	-	15	ns

*Pulse Test: PW $\leq 300\text{ }\mu\text{s}$, Duty Cycle $\leq 2.0\%$

FIGURE 1



2N2242 (SILICON)

$V_{CB} = 40 \text{ V (max)}$
 $I_C = 225 \text{ mA}$
 $C_{ob} = 6.0 \text{ pF (max)}$
 $f_T = 250 \text{ MHz (min)}$




CASE 22
(TO-18)

. . . designed for high-speed, low power saturated switching applications.

MAXIMUM RATINGS


Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	15	Vdc
Collector-Base Voltage	V_{CB}	40	Vdc
Emitter-Base Voltage	V_{EB}	5.0	Vdc
Collector Current — Continuous	I_C	225	mAdc
Total Device Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	360 2.0	mWatts mW/°C
Junction Temperature — Operating	T_J	-65 to +205	°C
Storage Temperature Range	T_{stg}	-65 to +200	°C

FIGURE 1 — SWITCHING TIME TEST CIRCUIT



$V_{BB} = -4.0 \text{ V}$ $V_{BB} = +17 \text{ V}$
 $V_{in} = +21 \text{ V}$ $V_{in} = -20 \text{ V}$

FIGURE 2 — STORAGE TIME TEST CIRCUIT



2N2242 (continued)

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Breakdown Voltage* ($I_C = 30 \text{ mAdc}$, $I_E = 0$)	BV_{CEO}^*	15	-	Vdc
Collector-Emitter Breakdown Voltage* ($I_C = 30 \text{ mAdc}$, $R_{BE} = \leq 10 \text{ ohms}$)	BV_{CER}^*	20	-	Vdc
Collector-Base Breakdown Voltage ($I_C = 1.0 \text{ mAdc}$, $I_E = 0$)	BV_{CBO}	40	-	Vdc
Emitter-Base Breakdown Voltage ($I_E = 10 \text{ mAdc}$, $I_C = 0$)	BV_{EBO}	5.0	-	Vdc
Collector Cutoff Current ($V_{CE} = 20 \text{ Vdc}$, $V_{EB(\text{off})} = 0.25 \text{ Vdc}$, $T_A = 125^\circ\text{C}$)	I_{CEX}	-	10	μA
Collector Cutoff Current ($V_{CB} = 20 \text{ Vdc}$, $I_E = 0$) ($V_{CB} = 20 \text{ Vdc}$, $I_E = 0$, $T_A = 150^\circ\text{C}$)	I_{CBO}	-	0.1 15	μA
Emitter Cutoff Current ($V_{EB(\text{off})} = 4.0 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	-	0.1	μA

ON CHARACTERISTICS

DC Current Gain* ($I_C = 10 \text{ mAdc}$, $V_{CE} = 1.0 \text{ Vdc}$) ($I_C = 10 \text{ mAdc}$, $V_{CE} = 1.0 \text{ Vdc}$, $T_A = -55^\circ\text{C}$)	h_{FE}^*	40 20	120 -	-
Collector-Emitter Saturation Voltage ($I_C = 100 \text{ mAdc}$, $I_B = 10 \text{ mAdc}$) ($I_C = 10 \text{ mAdc}$, $I_B = 1.0 \text{ mAdc}$, $T_A = -55 \text{ to } +125^\circ\text{C}$)	$V_{CE(\text{sat})}$	- -	0.7 0.3	Vdc
Base-Emitter Saturation Voltage ($I_C = 100 \text{ mAdc}$, $I_B = 10 \text{ mAdc}$) ($I_C = 10 \text{ mAdc}$, $I_B = 1.0 \text{ mAdc}$, $T_A = 125^\circ\text{C}$)	$V_{BE(\text{sat})}$	- -	1.5 0.8	Vdc


DYNAMIC CHARACTERISTICS

Current-Gain-Bandwidth Product ($I_C = 20 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$, $f = 100 \text{ MHz}$)	f_T	250	-	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 1.0 \text{ MHz}$)	C_{ob}	-	6.0	pF
Turn-On Time (Figure 1) ($V_{CC} = 3.0 \text{ Vdc}$, $V_{BE(\text{off})} = +2.0 \text{ Vdc}$, $I_{B1} = 3.0 \text{ mAdc}$, $I_C = 10 \text{ mAdc}$)	t_{on}	-	30	ns
Turn-Off Time (Figure 1) ($V_{CC} = 3.0 \text{ Vdc}$, $I_C = 10 \text{ mAdc}$, $I_{B1} = 3.0 \text{ mAdc}$, $I_{B2} = 1.0 \text{ mAdc}$)	t_{off}	-	50	ns
Storage Time (Figure 2) ($I_C = 10 \text{ mAdc}$, $I_{B1} = I_{B2} = 10 \text{ mAdc}$)	t_s	-	25	ns

* Pulse Test: Pulse Width = 300 μs ; Duty Cycle = $\leq 2\%$

2N2410 (SILICON)

$V_{CEO} = 30 \text{ V}$
 $I_C = 800 \text{ mA}$
 $P_D = 800 \text{ mW}$



NPN silicon annular transistor designed for high-speed, medium-power saturated switching applications.

CASE 31
(TO-5)

Collector connected to case

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	30	Vdc
Collector-Emitter Voltage $R_{BE} = 10 \text{ ohms}$	V_{CER}	40	Vdc
Collector-Base Voltage	V_{CB}	60	Vdc
Emitter-Base Voltage	V_{EB}	5	Vdc
Collector Current	I_C	800	mAdc
Total Device Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	800 4.57	mW mW/ $^\circ\text{C}$
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	2.5 14.3	Watts mW/ $^\circ\text{C}$
Operating Junction Temperature Range	T_J	200	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-65 to +300	$^\circ\text{C}$

2N2410 (continued)

ELECTRICAL CHARACTERISTICS ($T_c = 25^\circ\text{C}$ unless otherwise specified)

Characteristic	Symbol	Min	Max	Unit
Collector-Emitter Sustaining Voltage* ($I_C = 30\text{ mAdc}$, $I_B = 0$)	$V_{CE(sus)}$ *	30	—	Vdc
Collector-Emitter Breakdown Voltage* ($I_C = 30\text{ mAdc}$, $R_{BE} = 10\text{ ohms}$)	V_{CER} *	40	—	Vdc
Collector-Base Breakdown Voltage ($I_C = 0.1\text{ mAdc}$, $I_E = 0$)	V_{CBO}	60	—	Vdc
Emitter-Base Breakdown Voltage ($I_E = 0.1\text{ mAdc}$, $I_C = 0$)	V_{EBO}	5.0	—	Vdc
Collector-Cutoff Current ($V_{CE} = 30\text{ Vdc}$, $V_{BE} = 0$) ($V_{CE} = 30\text{ Vdc}$, $V_{BE} = 0$, $T_A = 150^\circ\text{C}$)	I_{CES}	—	0.3 350	μA dc
Collector Cutoff Current ($V_{CB} = 30\text{ Vdc}$, $I_E = 0$)	I_{CBO}	—	0.3	μA dc
Emitter Cutoff Current ($V_{BE} = 4\text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	0.3	μVdc

ON CHARACTERISTICS

DC Current Gain* ($I_C = 10\text{ mAdc}$, $V_{CE} = 10\text{ Vdc}$) ($I_C = 150\text{ mAdc}$, $V_{CE} = 1\text{ Vdc}$) ($I_C = 150\text{ mAdc}$, $V_{CE} = 10\text{ Vdc}$) ($I_C = 500\text{ mAdc}$, $V_{CE} = 10\text{ Vdc}$)	h_{FE} *	30 15 30 25	120 — 120 100	—
Collector-Emitter Saturation Voltage* ($I_C = 150\text{ mAdc}$, $I_B = 15\text{ mAdc}$) ($I_C = 500\text{ mAdc}$, $I_B = 50\text{ mAdc}$)	$V_{CE(sat)}$ *	—	0.45 1.3	Vdc
Base-Emitter Saturation Voltage* ($I_C = 150\text{ mAdc}$, $I_B = 15\text{ mAdc}$) ($I_C = 500\text{ mAdc}$, $I_B = 50\text{ mAdc}$)	$V_{BE(sat)}$ *	—	1.2 1.6	Vdc

DYNAMIC CHARACTERISTICS

Current-Gain-Bandwidth Product ($I_C = 50\text{ mAdc}$, $V_{CE} = 10\text{ Vdc}$, $f = 100\text{ MHz}$)	f_T	200	—	MHz
Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f = 1\text{ MHz}$)	C_{ob}	—	11	pF
Input Capacitance ($V_{BE} = 0.5\text{ Vdc}$, $I_C = 0$, $f = 1\text{ MHz}$)	C_{ib}	—	50	pF
Turn-On Time ($t_d + t_r$) ($I_C = 150\text{ mAdc}$, Figure 1) ($I_C = 500\text{ mAdc}$, Figure 2)	t_{on}	—	65 65	ns
Turn-Off Time ($t_s + t_f$) ($I_C = 150\text{ mAdc}$, Figure 1) ($I_C = 500\text{ mAdc}$, Figure 2)	t_{off}	—	55 65	ns
Storage Time ($I_C = 150\text{ mAdc}$, Figure 1)	t_s	—	40	ns
Fall Time ($I_C = 150\text{ mAdc}$, Figure 1)	t_f	—	30	ns

*Pulse Test: Pulse Width = 300 μs ; Duty Cycle = 2%

SWITCHING TIME EQUIVALENT TEST CIRCUITS

FIGURE 1 — $I_C = 150\text{ mA}$

$t_r \leq 1\text{ ns}$, PULSE WIDTH = 300 ns






FIGURE 2 — $I_C = 500\text{ mA}$

$t_r \leq 12\text{ ns}$, $t_f \leq 12\text{ ns}$, PULSE WIDTH = 1.5 μs = 0.5 μs , PRR $\leq 500\text{ Hz}$



2N2476 (SILICON)
2N2477

$V_{CEO} = 20\text{ V}$
 $f_T = 250\text{ MHz}$
 $P_D = 600\text{ mW}$



NPN silicon annular transistors designed for high-speed, low-power saturated switching applications.


CASE 31
(TO-5)

Collector connected to case

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	20	Vdc
Collector-Base Voltage	V_{CB}	60	Vdc
Emitter-Base Voltage	V_{EB}	5.0	Vdc
Total Device Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	0.6 3.4	Watt mW/ $^\circ\text{C}$
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	2.0 11.4	Watts mW/ $^\circ\text{C}$
Operating & Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200	$^\circ\text{C}$

FIGURE 1 — TURN-ON TIME TEST CIRCUIT



*Input and output waveforms monitored by means of an oscilloscope or other indicating device having a rise time $< 0.5\text{ ns}$; input capacitance of probe $< 2.5\text{ pF}$ with shunt resistance $\geq 1\text{ megohm}$.

2N2476, 2N2477 (continued)

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Breakdown Voltage* ($I_C = 50 \text{ mAdc}$, $I_B = 0$)	BV_{CEO}^*	20	-	Vdc
Collector-Base Breakdown Voltage ($I_C = 10 \text{ mAdc}$, $I_E = 0$)	BV_{CBO}	60	-	Vdc
Emitter-Base Breakdown Voltage ($I_E = 100 \text{ mAdc}$, $I_C = 0$)	BV_{EBO}	5.0	-	Vdc
Collector Cutoff Current ($V_{CB} = 30 \text{ Vdc}$, $I_E = 0$) ($V_{CB} = 30 \text{ Vdc}$, $I_E = 0$, $T_A = 150^\circ\text{C}$)	I_{CBO}	-	0.2 200	μAdc
Emitter Cutoff Current ($V_{BE} = 5.0 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	-	100	μAdc


ON CHARACTERISTICS

DC Current Gain ($I_C = 150 \text{ mAdc}$, $V_{CE} = 0.4 \text{ Vdc}$)	2N2476 2N2477	h_{FE}	20 40	- -	-
Collector-Emitter Saturation Voltage ($I_C = 150 \text{ mAdc}$, $I_B = 7.5 \text{ mAdc}$) ($I_C = 150 \text{ mAdc}$, $I_B = 3.75 \text{ mAdc}$) ($I_C = 500 \text{ mAdc}$, $I_B = 50 \text{ mAdc}$)	2N2476 2N2477 2N2476 2N2477	$V_{CE(sat)}$	- - -	0.4 0.4 0.75 0.65	Vdc
Base-Emitter Saturation Voltage ($I_C = 150 \text{ mAdc}$, $I_B = 7.5 \text{ mAdc}$) ($I_C = 150 \text{ mAdc}$, $I_B = 3.75 \text{ mAdc}$)	2N2476 2N2477	$V_{BE(sat)}$	- -	1.0 0.95	Vdc

DYNAMIC CHARACTERISTICS

Current-Gain — Bandwidth Product ($I_C = 50 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$, $f = 100 \text{ MHz}$)		f_T	250	-	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 140 \text{ kHz}$)		C_{ob}	-	10	pF
Turn-On Time (Figure 1) ($V_{CC} = 6.4 \text{ Vdc}$, $I_C = 150 \text{ mAdc}$, $I_{B1} = 15 \text{ mAdc}$)		t_{on}	-	25	ns
Turn-Off Time (Figure 2) ($V_{CC} = 6.4 \text{ Vdc}$, $I_C = 150 \text{ mAdc}$, $I_{B1} = I_{B2} = 15 \text{ mAdc}$)		t_{off}	-	45	ns
Storage Time (Figure 2) ($I_C = 150 \text{ mAdc}$, $I_{B1} = I_{B2} = 15 \text{ mAdc}$)		t_s	-	25	ns


* Pulse Test: pulse width = 400 μs , duty cycle = 3%.



* Input and output waveforms monitored by means of an oscilloscope or other indicating device having a rise time $< 0.5 \text{ ns}$; input capacitance of probe $< 2.5 \text{ pF}$ with shunt resistance $\geq 1 \text{ megohm}$.

JAN 2N2708 (SILICON)

**$V_{CEO} = 20\text{ V}$
 $I_C = 50\text{ mA}$
 $NF = 7.5\text{ dB}$**



CASE 20
(TO-72)

NPN silicon annular transistor designed for low power IF and RF use in VHF/UHF amplifier, mixer and oscillator applications, and qualified to meet the requirements of MIL-S-19500/302 EL.

Active Elements Isolated From Case

MAXIMUM RATINGS ($T_A = 25^\circ \pm 3^\circ\text{C}$ — unless otherwise noted)

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	20	Vdc
Collector-Base Voltage	V_{CB}	35	Vdc
Emitter-Base Voltage	V_{EB}	3.0	Vdc
Collector Current	I_C	50	mAdc
Total Device Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	0.2 1.14	Watt mW/ $^\circ\text{C}$
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	0.3 1.72	Watt mW/ $^\circ\text{C}$
Operating & Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200	$^\circ\text{C}$
Lead Temperature (Not less than 1/16" from Seating Surface, No Time Limit)	T_L	+230	$^\circ\text{C}$

JAN 2N2708 (continued)

TABLE I — GROUP A INSPECTION ($T_A = 25^\circ\text{C} \pm 3^\circ\text{C}$ — unless otherwise noted)

The fourth lead (case) shall be floating except for the following tests: G_{pe} , $r_b C_c$, and NF.

Examination or Test	MIL-STD-750 Method	Symbol	Limits		Unit	LTPD
			Min	Max		
SUBGROUP 1						
Visual and Mechanical Examination	2071	-	-	-	-	10
SUBGROUP 2						
Collector-Base Cutoff Current ($V_{CB} = 15 \text{ Vdc}$, $I_E = 0$)	3036 Condition D	I_{CBO}	-	10	nAdc	5
Collector-Base Breakdown Voltage ($I_C = 1.0 \mu\text{Adc}$, $I_E = 0$)	3001 Condition D	BV_{CBO}	35	-	Vdc	
Emitter-Base Breakdown Voltage ($I_E = 10 \mu\text{Adc}$, $I_C = 0$)	3026 Condition D	BV_{EBO}	3.0	-	Vdc	
Collector-Emitter Breakdown Voltage ($I_C = 3.0 \text{ mAdc}$, $I_B = 0$, Pulsed, Note 1)	3011 Condition D	BV_{CEO}	20	-	Vdc	
Forward-Current Transfer Ratio ($V_{CE} = 2.0 \text{ Vdc}$, $I_C = 2.0 \text{ mAdc}$)	3076	h_{FE}	30	200	-	
Base-Emitter Saturation Voltage ($I_C = 10 \text{ mAdc}$, $I_B = 1.0 \text{ mAdc}$)	3066	$V_{BE(sat)}$	-	1.0	Vdc	
Collector-Emitter Saturation Voltage ($I_C = 10 \text{ mAdc}$, $I_B = 1.0 \text{ mAdc}$)	3071	$V_{CE(sat)}$	-	0.4	Vdc	
SUBGROUP 3						
Forward-Current Transfer Ratio ($V_{CE} = 15 \text{ Vdc}$, $I_C = 2.0 \text{ mAdc}$, $f = 1.0 \text{ kHz}$)	3206	h_{fe}	30	160	-	10
Output Capacitance ($V_{CB} = 15 \text{ Vdc}$, $I_E = 0$, $f \geq 0.1 \text{ MHz}$ and $\leq 1.0 \text{ MHz}$)	3236	C_{ob}	-	1.5	pF	
SUBGROUP 4						
Forward Current Transfer Ratio ($V_{CE} = 15 \text{ Vdc}$, $I_C = 2.0 \text{ mAdc}$, $f = 100 \text{ MHz}$)	3306	h_{fe}	7.0	12	-	10
Amplifier Power Gain (Neutralized) ($V_{CE} = 15 \text{ Vdc}$, $I_C = 2.0 \text{ mAdc}$, $f = 200 \text{ MHz}$)	(See Figure 1)	G_{pe}	15	22	dB	
Collector-Base Time Constant ($V_{CB} = 15 \text{ Vdc}$, $I_C = 2.0 \text{ mAdc}$, $f = 31.9 \text{ MHz}$)		$r_b' C_c$	9.0	33	ps	
Noise Figure ($V_{CE} = 15 \text{ Vdc}$, $I_C = 2.0 \text{ mAdc}$, $R_G = 50 \text{ ohms}$, $f = 200 \text{ MHz}$)		NF	-	7.5	dB	
SUBGROUP 5						
High Temperature Operation: $T_A = +150^\circ\text{C min}$	3036 (Notes 2 & 3)	I_{CBO}	-	1.0	μAdc	10
Collector-Base Cutoff Current ($V_{CB} = 15 \text{ Vdc}$, $I_E = 0$)						
Low-Temperature Operation: $T_A = -55^\circ + 0 - 3^\circ\text{C}$	3076 (Notes 2 & 3)	h_{FE}	10	-	-	
Forward Current Transfer Ratio ($V_{CE} = 2.0 \text{ Vdc}$, $I_C = 2.0 \text{ mAdc}$)						

Note 1. Pulse Test: Pulse Width $\leq 300 \mu\text{s}$; Duty Cycle $\leq 2.0\%$

Note 2. Units shall be allowed to return to and be stabilized at 25°C prior to Low-Temperature Operational Test.

Note 3. Test measurement shall be made after thermal equilibrium has been reached at the temperature specified.

JAN 2N2708 (continued)

TABLE II - GROUP B INSPECTION ($T_A = 25^\circ\text{C} \pm 3^\circ\text{C}$ - unless otherwise noted)

Examination or Test	MIL-STD-750 Method	Symbol	Limits		Unit	LTPD
			Min	Max		
SUBGROUP 1						
Physical Dimensions	2066	-	-	-	-	20
SUBGROUP 2						
Soldering Heat, 1 cycle	2031	-	-	-	-	} 10
Temperature Cycling	1051 Condition C	-	-	-	-	
Thermal Shock (glass strain)	1056 Condition A	-	-	-	-	
Moisture Resistance, (No initial conditioning)	1021	-	-	-	-	
<u>End Point Tests:</u> (Note 4)						
Collector Cutoff Current ($V_{CB} = 15 \text{ Vdc}$, $I_E = 0$)	3036 Condition D	I_{CBO}	-	20	nAdc	
Forward-Current Transfer Ratio ($V_{CE} = 2.0 \text{ Vdc}$, $I_C = 2.0 \text{ mAdc}$)	3076	h_{FE}	30	-	-	
SUBGROUP 3						
Shock (1500 G, 5 blows of approx. 0.5 ms each in orientations X1, Y1, Y2, Z1; total = 20 blows)	2016 non-operating	-	-	-	-	} 10
Vibration, variable frequency	2056	-	-	-	-	
Vibration Fatigue, 20 G	2046 non-operating	-	-	-	-	
Constant Acceleration (centrifuge) Orientations X1, Y1, Y2, Z1 20,000 G	2006	-	-	-	-	
<u>End Point Tests:</u> (Note 4) Same as for Subgroup 2						
SUBGROUP 4						
Lead Fatigue	2036 Condition E	-	-	-	-	} 15
<u>End Point Tests:</u> (Note 4)						
Seal Per Method 112, MIL-STD-202.	Condition C Procedure IIIa Test Cond. A for Gross Leaks	-	-	5×10^{-7}	atm cc/s	
SUBGROUP 5						
Salt atmosphere There shall be no evidence of flaking, pitting, or other visible signs of corrosion on sample units after test subjection. <u>End Point Tests:</u> (Note 4) Same as for Subgroup 2	1041	-	-	-	-	} 20
SUBGROUP 6						
High-Temperature Life $T_{stg} = +200^\circ\text{C min}$ <u>End Point Tests:</u> (Note 4)	1031 non-operating	-	-	-	-	} $\lambda = 15$
Collector Cutoff Current ($V_{CB} = 15 \text{ Vdc}$, $I_E = 0$)	3036 Condition D	I_{CBO}	-	50	nAdc	
Forward Current Transfer Ratio ($V_{CE} = 2.0 \text{ Vdc}$, $I_C = 2.0 \text{ mAdc}$)	3076	h_{FE}	22.5	-	-	
SUBGROUP 7						
Steady-State Operation Life ($I_C = 20 \text{ mAdc}$, $P_T = 200 \text{ mW}$) <u>End Point Tests:</u> (Note 4) Same as for Subgroup 6	1026	-	-	-	-	} $\lambda = 15$

Note 4. End-point test measurements shall be made within 4 hours.

JAN 2N2708 (continued)

TABLE III — GROUP C INSPECTION ($T_A = 25^\circ\text{C} \pm 3^\circ$ — unless otherwise noted)

Examination or Test	MIL-STD-750 Method	Symbol	Limits		Unit	LTPD
			Min	Max		
SUBGROUP 1 Barometric pressure, reduced (altitude operation) Normal mounting $t = 60$ s Collector-Base Cutoff Current ($V_{CB} = 35$ Vdc, $I_E = 0$)	1001 Condition D	-	-	-	-	} 15
	3036 Condition D (Note 5)	I_{CBO}	-	1.0	μAdc	

Note 5. This test to be performed and measurement made during subjection of the sample units to the reduced barometric pressure specified.




FIGURE 1 — TEST CIRCUIT FOR POWER GAIN AND NOISE FIGURE

Capacitance values in pF

L1 — 2½ turns \approx 18 AWG wire, ¼" ID by ½" lg.
 L2 — 3 turns \approx 22 AWG wire, ¼" ID by ¾" lg.

Neutralization Procedure:

(A) Connect 200-MHz signal generator (with $Z_{out} = 50$ ohms) to input terminals of amplifier.

- (B) Connect 50-ohm RF voltmeter across output terminals of amplifier.
- (C) Apply V_{EE} and V_{CC} , and with signal generator adjusted for 1.0 mV output from amplifier, tune C_1 , C_2 , and C_3 for maximum output.
- (D) Interchange connections to signal generator and output indicator.
- (E) With sufficient signal applied to output terminals of amplifier, adjust C_N for minimum indication at input.
- (F) Repeat steps (A), (B), and (C) to determine if retuning is necessary.

2N2710 (SILICON)

$V_{CE0} = 20 \text{ V}$
 $I_C = 500 \text{ mA}$
 $T_S = 15 \text{ ns max}$



. . . NPN silicon transistor primarily designed for high-speed, low-power saturated switching applications for industrial service.


CASE 22
(TO-18)

Collector connected to case

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	20	Vdc
Collector-Emitter Voltage	V_{CES}	30	Vdc
Collector-Base Voltage	V_{CB}	40	Vdc
Emitter-Base Voltage	V_{EB}	5.0	Vdc
Collector Current-Continuous	I_C	500	mA dc
Total Device Dissipation @ $T_A = 25^\circ \text{C}$ Derate above 25°C	P_D	0.36 2.1	W mW/ $^\circ \text{C}$
Total Device Dissipation @ $T_C = 25^\circ \text{C}$	P_D	1.2	W
Operating Junction Temperature Range	T_J	+200	$^\circ \text{C}$
Storage Temperature Range	T_{stg}	-65 to +300	$^\circ \text{C}$

FIGURE 1 — STORAGE TIME TEST CIRCUIT



2N2710 (continued)

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage ($I_C = 10\text{ mAdc}$, $I_B = 0$)	V_{CEO}	20	-	Vdc
Collector-Emitter Breakdown Voltage ($I_C = 10\text{ }\mu\text{Adc}$, $V_{BE} = 0$)	V_{CES}	30	-	Vdc
Collector-Base Breakdown Voltage ($I_C = 10\text{ }\mu\text{Adc}$, $I_E = 0$)	V_{CBO}	40	-	Vdc
Emitter-Base Breakdown Voltage ($I_E = 10\text{ }\mu\text{Adc}$, $I_C = 0$)	V_{EBO}	5.0	-	Vdc
Collector-Cutoff Current ($V_{CB} = 20\text{ Vdc}$, $I_E = 0$) ($V_{CB} = 20\text{ VDC}$, $I_E = 0$, $T_A = +150^\circ\text{C}$)	I_{CBO}	-	30	nAdc μAdc
Emitter Cutoff Current ($V_{BE} = 3.0\text{ Vdc}$, $I_C = 0$)	I_{EBO}	-	1.0	μAdc


ON CHARACTERISTICS

DC Current Gain ($I_C = 10\text{ mAdc}$, $V_{CE} = 1.0\text{ Vdc}$) ($I_C = 50\text{ mAdc}$, $V_{CE} = 1.0\text{ Vdc}$)	h_{FE}	40 40	- -	-
Collector-Emitter Saturation Voltage ($I_C = 10\text{ mAdc}$, $I_B = 1.0\text{ mAdc}$) ($I_C = 50\text{ mAdc}$, $I_B = 5.0\text{ mAdc}$)	$V_{CE(sat)}$	- -	0.25 0.4	Vdc
Base-Emitter Saturation Voltage ($I_C = 10\text{ mAdc}$, $I_B = 1.0\text{ mAdc}$) ($I_C = 50\text{ mAdc}$, $I_B = 5.0\text{ mAdc}$)	$V_{BE(sat)}$	- -	0.9 1.3	Vdc

DYNAMIC CHARACTERISTICS


Current-Gain-Bandwidth Product ($I_C = 10\text{ mAdc}$, $V_{CE} = 20\text{ Vdc}$, $f = 100\text{ MHz}$)	f_T	500	-	MHz
Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f = 4.0\text{ MHz}$)	C_{ob}	-	4.0	pF
Turn-On Time (Figure 2) ($V_{CC} = 3.0\text{ Vdc}$, $V_{BE(off)} = -2.0\text{ Vdc}$, $I_C = 10\text{ mAdc}$, $I_{B1} = 3.0\text{ mAdc}$)	t_{on}	-	20	ns
Turn-Off Time (Figure 2) ($V_{CC} = 3.0\text{ Vdc}$, $I_C = 10\text{ mAdc}$, $I_{B1} = 3.0\text{ mAdc}$, $I_{B2} = 1.0\text{ mAdc}$)	t_{off}	-	35	ns
Charge-Storage Time (Figure 1) ($V_{CC} = 10\text{ Vdc}$, $I_C = I_{B1} = I_{B2} = 10\text{ mAdc}$)	t_s	-	15	ns

FIGURE 2 — TURN ON AND TURN OFF TIME TEST CIRCUIT



2N2845 thru 2N2848 (SILICON)

$V_{CE0} = 20-30 \text{ V}$
 $P_D = 360-800 \text{ mW}$



NPN silicon annular transistors designed for high-speed, medium-power saturated switching applications.

MAXIMUM RATINGS

Rating	Symbol	2N2845	2N2846	2N2847	2N2848	Unit
Collector-Emitter Voltage*	V_{CE0}^*	30	30	20	20	Vdc
Collector-Base Voltage	V_{CB}	60	60	60	60	Vdc
Emitter-Base Voltage	V_{EB}	5	5	5	5	Vdc
Total Device Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	360 2.1	800 4.6	360 2.1	800 4.6	mW mW/ $^\circ\text{C}$
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	1.2 6.9	3.0 17.2	1.2 6.9	3.0 17.2	Watts mW/ $^\circ\text{C}$
Operating Junction Temperature Range	T_J	-65 to 200				$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-65 to +300				$^\circ\text{C}$
Lead Temperature (Soldering, no time limit)	—	300				$^\circ\text{C}$

*Applicable from 1 mA to 30 mA (Pulsed)

2N2845 thru 2N2848 (continued)

ELECTRICAL CHARACTERISTICS (T_a = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage* (I _C = 30 mA, I _B = 0) (I _C = 30 mA, I _B = 0)	BV _{CEO(sus)} *	30 20	—	Vdc
Collector-Base Breakdown Voltage (I _C = 0.1 mA, I _E = 0)	BV _{CBO}	80	—	Vdc
Emitter-Base Breakdown Voltage (I _E = 0.1 mA, I _C = 0)	BV _{EBO}	5.0	—	Vdc
Collector-Cutoff Current (V _{CE} = 30 Vdc, V _{BE} = 0)	I _{CES}	—	0.2	μA
Collector Cutoff Current (V _{CB} = 30 Vdc, I _E = 0, T _A = 150°C)	I _{CBO}	—	200	μA
Base Leakage Current (V _{CE} = 30 Vdc, V _{BE} = 0)	I _{BL}	—	0.2	μA

ON CHARACTERISTICS


DC Current Gain* (I _C = 150 mA, V _{CE} = 10 Vdc) (I _C = 500 mA, V _{CE} = 10 Vdc) (I _C = 500 mA, V _{CE} = 1 Vdc)	2N2845, 2N2846 2N2847, 2N2848 2N2845, 2N2846 2N2847, 2N2848 All Types	h _{FE} *	30 40 20 30 10	120 140 — — —	—
Collector-Emitter Saturation Voltage* (I _C = 150 mA, I _B = 15 mA) (I _C = 500 mA, I _B = 50 mA)	All Types 2N2845, 2N2846 2N2847, 2N2848	V _{CE(sat)} *	— — —	0.4 1.0 0.75	Vdc
Base-Emitter Saturation Voltage* (I _C = 150 mA, I _B = 15 mA) (I _C = 500 mA, I _B = 50 mA)		V _{BE(sat)} *	— —	1.2 1.8	Vdc

DYNAMIC CHARACTERISTICS

Current-Gain-Bandwidth Product (I _C = 50 mA, V _{CE} = 10 Vdc, f = 100 MHz)		f _T	250	—	MHz
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f = 140 kHz)		C _{ob}	—	8.0	pF
Turn-On Time (Figure 1) (V _{CC} = 10 Vdc, I _C = 150 mA, I _{B1} = 15 mA) (V _{CC} = 8 Vdc, I _C = 150 mA, I _{B1} = 15 mA)	2N2845, 2N2846 2N2847, 2N2848	t _{on}	— —	40 25	ns
Turn-Off Time (Figure 2) (V _{CC} = 10 Vdc, I _C = 150 mA, I _{B1} = I _{B2} = 15 mA) (V _{CC} = 8 Vdc, I _C = 150 mA, I _{B1} = I _{B2} = 15 mA)	2N2845, 2N2846 2N2847, 2N2848	t _{off}	— —	40 40	ns


*Pulse Test: Pulse Width = 300 μs; Duty Cycle = < 2%

FIGURE 1 — TURN-ON TIME TEST CIRCUIT



	2N2845, 2N2846	2N2847, 2N2848
V _{CC}	10 V	6 V
R ₁	62 Ω	39 Ω

FIGURE 2 — TURN-OFF TIME TEST CIRCUIT



2N3009 (SILICON)

2N3013

2N3014

$BV_{CBO} = 40 \text{ V (min)}$

$f_T = 350 \text{ MHz (min)}$

NPN silicon epitaxial switching transistor designed for high-speed, medium-power saturated switching applications



Collector connected to case


CASE 27
(TO-52)

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emmitter Voltage* 2N3009, 2N3013 2N3014	V_{CEO}^*	15 20	Vdc
Collector-Emmitter Voltage	V_{CES}	40	Vdc
Collector-Base Voltage	V_{CB}	40	Vdc
Emmitter-Base Voltage 2N3009 2N3013, 2N3014	V_{EB}	4.0 5.0	Vdc
Collector Current - Continuous (10 μ s pulse) Peak	I_C	200 500	mA dc
Total Device Dissipation ($\theta T_A = 25^\circ\text{C}$ Derate above 25°C)	P_D	0.36 2.06	Watt mW/ $^\circ\text{C}$
Total Device Dissipation ($\theta T_C = 25^\circ\text{C}$ $\theta T_C = 100^\circ\text{C}$ Derate above 25°C)	P_D	1.20 0.68 6.85	Watts Watt mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200	$^\circ\text{C}$
Lead Temperature (Soldering, 60 second time limit)	-	300	$^\circ\text{C}$


* Applicable from 0.01 mA to 10 mA (Pulsed)

FIGURE 1 — TURN-ON AND TURN-OFF TIME TEST CIRCUIT



Type	Test	SWITCHING TEST CIRCUIT VALUES						INPUT PULSE			
		V_{in}	V_{BB}	V_{CC}	R_1	R_2	R_3	R_4	t_r	t_f	Pulse Width
2N3009 2N3013	t_{on} & t_{off}	(volts)			(ohms)			(nanoseconds)			
		11	-5.0	15	300	50	75	170	<1.0	<1.0	>100
2N3014	t_{on} t_{off}	7.0	GND	2.0	100	62	100	2.0 k	<1.0	-	>200
		-13	7.0	2.0							

FIGURE 2 — CHARGE STORAGE TIME CONSTANT TEST CIRCUIT



2N3009, 2N3013, 2N3014 (continued)

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Sustaining Voltage* ($I_C = 10\text{ mAdc}$, $I_B = 0$)	2N3009, 2N3013 2N3014	$V_{CE(sus)}$	15 20	- -	Vdc
Collector-Emitter Breakdown Voltage ($I_C = 100\ \mu\text{Ade}$, $V_{BE} = 0$)		V_{CES}	40	-	Vdc
Collector-Base Breakdown Voltage ($I_C = 100\ \mu\text{Ade}$, $I_E = 0$)		V_{CBO}	40	-	Vdc
Emitter-Base Breakdown Voltage ($I_E = 100\ \mu\text{Ade}$, $I_C = 0$)	2N3009 2N3013, 2N3014	V_{EBO}	4.0 5.0	- -	Vdc
Collector-Cutoff Current ($V_{CE} = 20\text{ Vdc}$, $V_{BE} = 0$)	2N3009	I_{CES}	-	0.5	μAde
($V_{CE} = 20\text{ Vdc}$, $V_{BE} = 0$, $T_A = +85^\circ\text{C}$)	2N3009		-	15	
($V_{CE} = 20\text{ Vdc}$, $V_{BE} = 0$)	2N3013, 2N3014		-	0.3	
($V_{CE} = 20\text{ Vdc}$, $V_{BE} = 0$, $T_A = +125^\circ\text{C}$)	2N3013, 2N3014		-	40	
Base Current ($V_{CE} = 20\text{ Vdc}$, $V_{BE} = 0$)	2N3009 2N3013, 2N3014	I_B	- -	0.5 0.3	μAde

ON CHARACTERISTICS

DC Current Gain* ($I_C = 30\text{ mAde}$, $V_{CE} = 0.4\text{ Vdc}$)	All Types	h_{FE}	30	120	-
($I_C = 10\text{ mAde}$, $V_{CE} = 0.4\text{ Vdc}$)	2N3014		25	-	
($I_C = 100\text{ mAde}$, $V_{CE} = 0.5\text{ Vdc}$)	2N3009, 2N3013		25	-	
($I_C = 100\text{ mAde}$, $V_{CE} = 1.0\text{ Vdc}$)	2N3014		25	-	
($I_C = 300\text{ mAde}$, $V_{CE} = 1.0\text{ Vdc}$)	2N3009, 2N3013		15	-	
($I_C = 30\text{ mAde}$, $V_{CE} = 0.4\text{ Vdc}$, $T_A = -55^\circ\text{C}$)	2N3013, 2N3014		12	-	
Collector-Emitter Saturation Voltage* ($I_C = 30\text{ mAde}$, $I_B = 3.0\text{ mAde}$)	All Types	$V_{CE(sat)}$	-	0.18	Vdc
($I_C = 100\text{ mAde}$, $I_B = 10\text{ mAde}$)	2N3009, 2N3013		-	0.28	
($I_C = 100\text{ mAde}$, $I_B = 10\text{ mAde}$)	2N3014		-	0.35	
($I_C = 300\text{ mAde}$, $I_B = 30\text{ mAde}$)	2N3009, 2N3013		-	0.50	
($I_C = 10\text{ mAde}$, $I_B = 1.0\text{ mAde}$)	2N3014		-	0.18	
($I_C = 30\text{ mAde}$, $I_B = 3.0\text{ mAde}$, $T_A = +85^\circ\text{C}$)	2N3009		-	0.30	
($I_C = 30\text{ mAde}$, $I_B = 3.0\text{ mAde}$, $T_A = +125^\circ\text{C}$)	2N3013, 2N3014		-	0.25	
Base-Emitter Saturation Voltage* ($I_C = 30\text{ mAde}$, $I_B = 3.0\text{ mAde}$)	All Types	$V_{BE(sat)}$	0.75	0.95	Vdc
($I_C = 100\text{ mAde}$, $I_B = 10\text{ mAde}$)	All Types		-	1.20	
($I_C = 300\text{ mAde}$, $I_B = 30\text{ mAde}$)	2N3009, 2N3013		-	1.70	
($I_C = 10\text{ mAde}$, $I_B = 1.0\text{ mAde}$)	2N3014		0.70	0.80	

DYNAMIC CHARACTERISTICS

Current-Gain - Bandwidth Product ($I_C = 30\text{ mAde}$, $V_{CE} = 10\text{ Vdc}$, $f = 100\text{ MHz}$)	f_T	350	-	MHz
Output Capacitance ($V_{CB} = 5.0\text{ Vdc}$, $I_E = 0$, $f = 140\text{ kHz}$)	C_{ob}	-	5.0	pF
Input Capacitance ($V_{EB} = 0.5\text{ Vdc}$, $I_C = 0$, $f = 140\text{ kHz}$)	C_{ib}	-	8.0	pF
Turn-On Time* (Figure 1) ($V_{EB(off)} = 5.0\text{ V}$, $V_{CC} = 15\text{ V}$, $I_C = 300\text{ mAde}$, $I_{B1} \approx 30\text{ mAde}$)	t_{on}	-	15	ns
($V_{EB(off)} = 0$, $V_{CC} = 2.0\text{ V}$, $I_C = 30\text{ mAde}$, $I_{B1} \approx 3.0\text{ mAde}$)		-	16	
Turn-Off Time (Figure 1) ($V_{CC} = 15\text{ V}$, $I_C = 300\text{ mAde}$, $I_{B1} \approx I_{B2} \approx 30\text{ mAde}$)	t_{off}	-	25	ns
($V_{CC} = 2.0\text{ V}$, $I_C = 30\text{ mAde}$, $I_{B1} \approx I_{B2} \approx 3.0\text{ mAde}$)		-	25	
Charge-Storage Time (Figure 2) ($I_C \approx I_{B1} \approx I_{B2} \approx 10\text{ mAde}$)	t_s	-	18	ns

* Pulse Test: Pulse Width = 300 μs ; Duty Cycle $\leq 2\%$.

2N3010

$f_T = 600 \text{ MHz min}$
 $t_{on} + t_{off} = 24 \text{ ns max}$
 $BV_{CES} = 11 \text{ V}$



NPN silicon low-power transistor primarily designed for high-speed, saturated switching applications.

CASE 22
(TO-18)

Collector connected to case

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emmitter Voltage*	V_{CEO}^*	6.0	Vdc
Collector-Emmitter Voltage	V_{CES}	11	Vdc
Collector-Base Voltage	V_{CB}	15	Vdc
Emitter-Base Voltage	V_{EB}	4.0	Vdc
Collector Current — Continuous	I_C	50	mA dc
Total Device Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	0.30 1.71	Watt mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200	$^\circ\text{C}$
Lead Temperature (Soldering, 60 second time limit)	T_L	300	$^\circ\text{C}$

* Applicable from 0.01 mA dc to 10 mA dc (Pulsed).

FIGURE 1 — TURN-ON AND TURN-OFF TIME TEST CIRCUIT





FIGURE 2 — CHARGE-STORAGE TIME TEST CIRCUIT



2N3010 (continued)

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Sustaining Voltage* ($I_C = 10\text{ mAdc}$, $I_B = 0$)	$BV_{CEO(sus)}$ *	6.0	-	Vdc
Collector-Emitter Breakdown Voltage ($I_C = 10\text{ }\mu\text{Adc}$, $V_{BE} = 0$)	BV_{CES}	11	-	Vdc
Collector-Base Breakdown Voltage ($I_C = 10\text{ }\mu\text{Adc}$, $I_E = 0$)	BV_{CBO}	15	-	Vdc
Emitter-Base Breakdown Voltage ($I_E = 10\text{ }\mu\text{Adc}$, $I_C = 0$)	BV_{EBO}	4.0	-	Vdc
Collector Cutoff Current ($V_{CE} = 11\text{ Vdc}$, $V_{BE} = 0$) ($V_{CE} = 5.0\text{ Vdc}$, $V_{BE} = 0$) ($V_{CE} = 5.0\text{ Vdc}$, $V_{BE} = 0$, $T_A = +85^\circ\text{C}$)	I_{CES}	-	10 0.1 5.0	μAdc
Base Cutoff Current ($V_{CE} = 11\text{ Vdc}$, $V_{EB(off)} = 0$)	I_{BL}	-	10	μAdc

ON CHARACTERISTICS

DC Current Gain* ($I_C = 1.0\text{ mAdc}$, $V_{CE} = 0.4\text{ Vdc}$) ($I_C = 10\text{ mAdc}$, $V_{CE} = 0.4\text{ Vdc}$) ($I_C = 30\text{ mAdc}$, $V_{CE} = 0.4\text{ Vdc}$)	h_{FE} *	15 25 15	- 125 -	-
Collector-Emitter Saturation Voltage* ($I_C = 1.0\text{ mAdc}$, $I_B = 0.1\text{ mAdc}$) ($I_C = 10\text{ mAdc}$, $I_B = 1.0\text{ mAdc}$) ($I_C = 30\text{ mAdc}$, $I_B = 3.0\text{ mAdc}$) ($I_C = 10\text{ mAdc}$, $I_B = 1.0\text{ mAdc}$, $T_A = 85^\circ\text{C}$)	$V_{CE(sat)}$ *	- - - -	0.25 0.25 0.38 0.4	Vdc
Base-Emitter Saturation Voltage* ($I_C = 1.0\text{ mAdc}$, $I_B = 0.1\text{ mAdc}$) ($I_C = 10\text{ mAdc}$, $I_B = 1.0\text{ mAdc}$) ($I_C = 30\text{ mAdc}$, $I_B = 3.0\text{ mAdc}$)	$V_{BE(sat)}$ *	0.68 0.75 -	0.85 0.95 1.3	Vdc


DYNAMIC CHARACTERISTICS

Current-Gain-Bandwidth Product ($I_C = 10\text{ mAdc}$, $V_{CE} = 4.0\text{ Vdc}$, $f = 100\text{ MHz}$)	f_T	600	-	MHz
Output Capacitance ($V_{CB} = 5.0\text{ Vdc}$, $I_E = 0$, $f = 140\text{ kHz}$)	C_{ob}	-	3.0	pF
Input Capacitance ($V_{BE} = 0.5\text{ Vdc}$, $I_C = 0$, $f = 140\text{ kHz}$)	C_{ib}	-	2.0	pF
Turn-On Time (Figure 1) ($V_{CC} = 1.0\text{ Vdc}$, $V_{BE(off)} = 1.0\text{ Vdc}$, $I_C = 10\text{ mAdc}$, $I_{B1} = 2.0\text{ mAdc}$)	t_{on}	-	12	ns
Turn-Off Time (Figure 1) ($V_{CC} = 1.0\text{ Vdc}$, $I_C \approx 10\text{ mAdc}$, $I_{B1} \approx I_{B2} \approx 1.0\text{ mAdc}$)	t_{off}	-	12	ns
Charge Storage Time (Figure 2) ($I_C = I_{B1} = I_{B2} = 5.0\text{ mAdc}$)	t_s	-	6.0	ns

* Pulse Test: Pulse Length = 300 μs ; Duty Cycle $\leq 2.0\%$.

2N3011 (SILICON)

$f_T = 400 \text{ MHz min}$
 $t_{on} + t_{off} = 35 \text{ ns max}$



NPN silicon low-power transistor primarily designed for high-speed, saturated switching applications.

Collector connected to case


CASE 22 (TO-18)

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage*	V_{CEO}^*	12	Vdc
Collector-Emitter Voltage	V_{CES}	30	Vdc
Collector-Base Voltage	V_{CB}	30	Vdc
Emitter-Base Voltage	V_{EB}	5.0	Vdc
Collector-Current-Continuous Peak (10 μ s Pulse)	I_C	200 500	mA dc
Total Device Dissipation @ $T_A = 25^\circ\text{C}$ De rate above 25°C	P_D	0.36 2.06	Watt mW/ $^\circ\text{C}$
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ $T_C = 100^\circ\text{C}$ Derate above 25°C	P_D	1.20 0.68 6.85	Watt mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200	$^\circ\text{C}$
Lead Temperature (Soldering 60 second time limit)	T_L	300	$^\circ\text{C}$

* Applicable from 0.01 mA to 10 mA (Pulsed)

FIGURE 1 — CHARGE-STORAGE TIME TEST CIRCUIT



2N3011 (continued)

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage* ($I_C = 10\text{ mA dc}$, $I_B = 0$)	$V_{CEO(sus)}$ *	12	-	Vdc
Collector-Emitter Breakdown Voltage ($I_C = 10\text{ }\mu\text{A dc}$, $V_{BE} = 0$)	V_{CES}	30	-	Vdc
Collector-Base Breakdown Voltage ($I_C = 10\text{ }\mu\text{A dc}$, $I_E = 0$)	V_{CBO}	30	-	Vdc
Emitter-Base Breakdown Voltage ($I_E = 100\text{ }\mu\text{A dc}$, $I_C = 0$)	V_{EBO}	5.0	-	Vdc
Collector Cutoff Current ($V_{CE} = 20\text{ Vdc}$, $V_{BE} = 0$) ($V_{CE} = 20\text{ Vdc}$, $V_{BE} = 0$, $T_A = +85^\circ\text{C}$)	I_{CES}	-	0.4 10	$\mu\text{A dc}$
Base Cutoff Current ($V_{CE} = 20\text{ Vdc}$, $V_{BE} = 0$)	I_{BL}	-	0.4	$\mu\text{A dc}$

ON CHARACTERISTICS


DC Current Gain* ($I_C = 10\text{ mA dc}$, $V_{CE} = 0.35\text{ Vdc}$) ($I_C = 30\text{ mA dc}$, $V_{CE} = 0.4\text{ Vdc}$) ($I_C = 100\text{ mA dc}$, $V_{CE} = 1.0\text{ Vdc}$)	h_{FE} *	30 25 12	120 - -	-
Collector-Emitter Saturation Voltage* ($I_C = 10\text{ mA dc}$, $I_B = 1.0\text{ mA dc}$) ($I_C = 30\text{ mA dc}$, $I_B = 3.0\text{ mA dc}$) ($I_C = 100\text{ mA dc}$, $I_B = 10\text{ mA dc}$) ($I_C = 10\text{ mA dc}$, $I_B = 1.0\text{ mA dc}$, $T_A = +85^\circ\text{C}$)	$V_{CE(sat)}$ *	- - - -	0.20 0.25 0.50 0.30	Vdc
Base-Emitter Saturation Voltage* ($I_C = 10\text{ mA dc}$, $I_B = 1.0\text{ mA dc}$) ($I_C = 30\text{ mA dc}$, $I_B = 3.0\text{ mA dc}$) ($I_C = 100\text{ mA dc}$, $I_B = 10\text{ mA dc}$)	$V_{BE(sat)}$ *	0.72 - -	0.87 1.15 1.60	Vdc

DYNAMIC CHARACTERISTICS

Current-Gain-Bandwidth Product ($I_C = 20\text{ mA dc}$, $V_{CE} = 10\text{ Vdc}$, $f = 100\text{ MHz}$)	f_T	400	-	MHz
Output Capacitance ($V_{CB} = 5.0\text{ Vdc}$, $I_E = 0$, $f = 140\text{ kHz}$)	C_{ob}	-	4.0	pF
Turn-On Time (Figure 2) ($V_{CC} = 2.0\text{ Vdc}$, $V_{EB(off)} = 0$, $I_C = 30\text{ mA dc}$, $I_{B1} = 3.0\text{ mA dc}$)	t_{on}	-	15	ns
Turn-Off Time (Figure 2) ($V_{CC} = 2.0\text{ Vdc}$, $I_C = 30\text{ mA dc}$, $I_{B1} = -I_{B2} = 3.0\text{ mA dc}$)	t_{off}	-	20	ns
Charge Storage Time (Figure 1) ($I_C = I_{B1} = -I_{B2} = 10\text{ mA dc}$)	t_s	-	13	ns


* Pulse Test: Pulse Length = 300 μs , Duty Cycle $\leq 2.0\%$.

FIGURE 2 — TURN-ON AND TURN-OFF TIME TEST CIRCUIT



2N3015 (SILICON)

$V_{CEO} = 30 \text{ V}$
 $f_T = 250 \text{ MHz}$
 $P_D = 800 \text{ mW}$



NPN silicon annular transistor designed for high-speed, medium-power saturated switching applications.

CASE 31
(TO-5)

Collector connected to case

MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Collector-Emitter Voltage*	V_{CEO}^*	30	Vdc
Collector-Base Voltage	V_{CB}	60	Vdc
Emitter-Base Voltage	V_{EB}	5	Vdc
Total Device Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	800 4.6	mW mW/ $^\circ\text{C}$
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	3.0 17.2	Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200	$^\circ\text{C}$
Lead Temperature (Soldering, 60 second time limit)	—	300	$^\circ\text{C}$

*Applicable from 1.0 mA to 30 mA (Pulsed)

2N3015 (continued)

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Sustaining Voltage* ($I_C = 30 \text{ mA dc}$, $I_B = 0$)	$BV_{CE(sus)}^*$	30	—	Vdc
Collector-Base Breakdown Voltage ($I_C = 100 \mu\text{A dc}$, $I_E = 0$)	BV_{CBO}	60	—	Vdc
Emitter-Base Breakdown Voltage ($I_E = 100 \mu\text{A dc}$, $I_C = 0$)	BV_{EBO}	5	—	Vdc
Collector-Cutoff Current ($V_{CE} = 30 \text{ Vdc}$, $V_{BE} = 0$)	I_{CES}	—	0.2	$\mu\text{A dc}$
Collector-Cutoff Current ($V_{CB} = 30 \text{ Vdc}$, $I_E = 0$, $T_A = 125^\circ\text{C}$)	I_{CBO}	—	200	$\mu\text{A dc}$
Base Leakage Current ($V_{CE} = 30 \text{ Vdc}$, $V_{BE} = 0$)	I_{BL}	—	0.2	$\mu\text{A dc}$

ON CHARACTERISTICS


DC Current Gain* ($I_C = 150 \text{ mA dc}$, $V_{CE} = 10 \text{ Vdc}$) ($I_C = 300 \text{ mA dc}$, $V_{CE} = 0.7 \text{ Vdc}$)	h_{FE}^*	30 10	120 —	—
Collector-Emitter Saturation Voltage* ($I_C = 150 \text{ mA dc}$, $I_B = 15 \text{ mA dc}$) ($I_C = 500 \text{ mA dc}$, $I_B = 50 \text{ mA dc}$)	$V_{CE(sat)}^*$	— —	0.4 1.0	Vdc
Base-Emitter Saturation Voltage* ($I_C = 150 \text{ mA dc}$, $I_B = 15 \text{ mA dc}$) ($I_C = 500 \text{ mA dc}$, $I_B = 50 \text{ mA dc}$)	$V_{BE(sat)}^*$	— —	1.2 1.6	Vdc

DYNAMIC CHARACTERISTICS

Current-Gain-Bandwidth Product ($I_C = 50 \text{ mA dc}$, $V_{CE} = 10 \text{ Vdc}$, $f = 100 \text{ MHz}$)	f_T	250	—	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 140 \text{ kHz}$)	C_{ob}	—	8.0	pF
Turn-On Time (Figure 1) ($V_{CC} = 25 \text{ Vdc}$, $I_C \approx 300 \text{ mA dc}$, $I_{B1} \approx 30 \text{ mA dc}$) ($V_{CC} = 25 \text{ Vdc}$, $I_C \approx 500 \text{ mA dc}$, $I_{B1} \approx 50 \text{ mA dc}$)	t_{on}	— —	40 40	ns
Turn-Off Time (Figure 2) ($V_{CC} = 25 \text{ Vdc}$, $I_C \approx 300 \text{ mA dc}$, $I_{B1} \approx I_{B2} \approx 30 \text{ mA dc}$) ($V_{CC} = 25 \text{ Vdc}$, $I_C \approx 500 \text{ mA dc}$, $I_{B1} \approx I_{B2} \approx 50 \text{ mA dc}$)	t_{off}	— —	60 60	ns


*Pulse Test: Pulse Width = 300 μs , Duty Cycle $\leq 2\%$

FIGURE 1 — TURN-ON TIME TEST CIRCUIT



I_C mA	V_{in} Volts	R_1 ohms
300	7	80
500	11	48

FIGURE 2 — TURN-OFF TIME TEST CIRCUIT




I_C mA	V_{in} Volts	V_{ce} Volts	R_1 ohms
300	-13	10	80
500	-21	16	48

2N3053 (SILICON)

$V_{CE0} = 40\text{ V}$
 $I_C = 700\text{ mA}$
 $P_D = 5\text{ W}$

NPN silicon annular transistor designed for medium-current switching and amplifier applications.



CASE 31
(TO-5)

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CE0}	40	Vdc
Collector-Base Voltage	V_{CB}	60	Vdc
Emitter-Base Voltage	V_{EB}	5	Vdc
Collector Current-Continuous	I_C	700	mA _{dc}
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	5 28.6	Watts mW/ $^\circ\text{C}$
Operating Junction Temperature Range	T_J	200	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-65 to +200	$^\circ\text{C}$

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Breakdown Voltage ($I_C = 100\ \mu\text{A}_{dc}$, $I_E = 0$)	BV_{CE0}	40	—	Vdc
Collector-Emitter Breakdown Voltage ($I_C = 100\ \text{mA}_{dc}$, $R_{BE} = 10\ \text{ohms}$)	BV_{CER}	50	—	Vdc
Collector-Base Breakdown Voltage ($I_C = 100\ \mu\text{A}_{dc}$, $I_E = 0$)	BV_{CBO}	60	—	Vdc
Emitter-Base Breakdown Voltage ($I_E = 100\ \mu\text{A}_{dc}$, $I_C = 0$)	BV_{EBO}	5	—	Vdc
Collector Cutoff Current ($V_{CE} = 60\ \text{Vdc}$, $V_{EB(off)} = 1.5\ \text{Vdc}$)	I_{CEX}	—	0.25	μA_{dc}
Base Cutoff Current ($V_{CE} = 60\ \text{Vdc}$, $V_{EB(off)} = 1.5\ \text{Vdc}$)	I_{BL}	—	0.25	μA_{dc}

ON CHARACTERISTICS

DC Current Gain ($I_C = 150\ \text{mA}_{dc}$, $V_{CE} = 2.5\ \text{Vdc}$) ($I_C = 150\ \text{mA}_{dc}$, $V_{CE} = 10\ \text{Vdc}$)*	h_{FE}	25 50	— 250	—
Collector-Emitter Saturation Voltage ($I_C = 150\ \text{mA}_{dc}$, $I_B = 15\ \text{mA}_{dc}$)	$V_{CE(sat)}$	—	1.4	Vdc
Base-Emitter Saturation Voltage ($I_C = 150\ \text{mA}_{dc}$, $I_B = 15\ \text{mA}_{dc}$)	$V_{BE(sat)}$	—	1.7	Vdc
Base-Emitter On Voltage ($I_C = 150\ \text{mA}_{dc}$, $V_{CE} = 2.5\ \text{Vdc}$)	$V_{BE(on)}$	—	1.7	Vdc


DYNAMIC CHARACTERISTICS

Current-Gain-Bandwidth Product ($I_C = 50\ \text{mA}_{dc}$, $V_{CE} = 10\ \text{Vdc}$, $f = 20\ \text{MHz}$)	f_T	100	—	MHz
Output Capacitance ($V_{CB} = 10\ \text{Vdc}$, $I_E = 0$, $f = 140\ \text{kHz}$)	C_{ob}	—	15	pF
Input Capacitance ($V_{BE} = 0.5\ \text{Vdc}$, $I_C = 0$, $f = 140\ \text{kHz}$)	C_{ib}	—	80	pF

*Pulse Test: Pulse Width = 300 μs , Duty Cycle = 2%

2N3210 (SILICON)

$V_{CEO} = 15\text{ V}$
 $I_C = 500\text{ mA}$
 $P_D = 360\text{ mW}$




CASE 22
(TO-18)

NPN silicon high frequency switching transistor is designed for high speed, saturated switching applications for industrial service.

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage Applicable from 0 to 500 mAdc	V_{CEO}	15	Vdc
Collector-Base Voltage	V_{CB}	40	Vdc
Emitter-Base Voltage	V_{EB}	5.0	Vdc
Collector Current	I_C	500	mAdc
Total Device Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	0.36 2.06	Watt mW/ $^\circ\text{C}$
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	1.2 6.9	Watts mW/ $^\circ\text{C}$
Storage Temperature Range	T_{stg}	-65 to +300	$^\circ\text{C}$

FIGURE 1 — STORAGE TIME TEST CIRCUIT



2N3210 (continued)

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage* ($I_C = 30\text{ mAdc}$, $I_B = 0$)	$V_{CEO(sus)}$ *	15	-	Vdc
Collector-Base Breakdown Voltage ($I_C = 2.0\ \mu\text{A}$, $I_E = 0$)	V_{CBO}	40	-	Vdc
Emitter-Base Breakdown Voltage ($I_E = 10\ \mu\text{A}$, $I_C = 0$)	V_{EBO}	5.0	-	Vdc
Collector Cutoff Current ($V_{CE} = 20\text{ Vdc}$, $V_{EB(off)} = 3.0\text{ Vdc}$)	I_{CEX}	-	25	nA
Collector Cutoff Current ($V_{CB} = 20\text{ Vdc}$, $I_E = 0$) ($V_{CB} = 20\text{ Vdc}$, $I_E = 0$, $T_A = 150^\circ\text{C}$)	I_{CBO}	-	0.010 15	μA
Emitter Cutoff Current ($V_{EB} = 2.0\text{ Vdc}$, $I_C = 0$)	I_{EBO}	-	100	nA
Base Cutoff Current ($V_{CE} = 20\text{ Vdc}$, $V_{EB(off)} = 3.0\text{ Vdc}$)	I_{BL}	-	0.025	μA

ON CHARACTERISTICS


DC Current Gain* ($I_C = 10\text{ mAdc}$, $V_{CE} = 1.0\text{ Vdc}$)	h_{FE} *	30	120	-
Collector-Emitter Saturation Voltage ($I_C = 20\text{ mAdc}$, $I_B = 2.0\text{ mAdc}$, $T_A = +125^\circ\text{C}$) ($I_C = 200\text{ mAdc}$, $I_B = 20\text{ mAdc}$)	$V_{CE(sat)}$	-	0.25 0.75	Vdc
Base-Emitter Saturation Voltage ($I_C = 10\text{ mAdc}$, $I_B = 1.0\text{ mAdc}$) ($I_C = 200\text{ mAdc}$, $I_B = 20\text{ mAdc}$)	$V_{BE(sat)}$	0.7	0.8 1.5	Vdc

DYNAMIC CHARACTERISTICS

Current-Gain - Bandwidth Product ($I_C = 20\text{ mAdc}$, $V_{CE} = 10\text{ Vdc}$, $f = 100\text{ MHz}$)	f_T	300	-	MHz
Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f = 100\text{ kHz}$)	C_{ob}	-	6.0	pF
Turn-On Time ($V_{BE(off)} \geq 0.2\text{ Vdc}$, $I_C = 200\text{ mAdc}$, $I_{B1} = 40\text{ mAdc}$) (Figure 2)	t_{on}	-	40	ns
Turn-Off Time ($I_C = 200\text{ mAdc}$, $I_{B1} = 40\text{ mAdc}$, $I_{B2} = 20\text{ mAdc}$) (Figure 2)	t_{off}	-	40	ns
Storage Time ($I_C \approx I_{B1} \approx I_{B2} \approx 20\text{ mAdc}$) (Figure 1)	t_s	-	20	ns


*Pulse Test: Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

FIGURE 2 — TURN-ON AND TURN-OFF TEST CIRCUIT



2N3211 (SILICON)

$V_{CEO} = 15\text{ V}$
 $I_C = 500\text{ mA}$
 $P_D = 360\text{ mW}$



CASE 22
(TO-18)

NPN silicon high frequency switching transistor designed for high speed, saturated switching applications for industrial service.

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	15	Vdc
Collector-Base Voltage	V_{CB}	40	Vdc
Emitter-Base Voltage	V_{EB}	6.0	Vdc
Collector Current	I_C	500	mAdc
Total Device Dissipation @ $T_A = 25^\circ\text{C}$	P_D	0.36	Watt
Derate above 25°C		2.06	mW/ $^\circ\text{C}$
Total Device Dissipation @ $T_C = 25^\circ\text{C}$	P_D	1.2	Watts
Derate above 25°C		6.9	mW/ $^\circ\text{C}$
Operating & Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200	$^\circ\text{C}$
Lead Temperature 1/16" \pm 1/32" from Case for 60 s		300	$^\circ\text{C}$

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Breakdown Voltage ($I_C = 30\text{ mAdc}, I_B = 0$)	BV_{CEO}	15	-	Vdc
Collector-Base Breakdown Voltage ($I_C = 10\text{ }\mu\text{Adc}, I_E = 0$)	BV_{CBO}	40	-	Vdc
Emitter-Base Breakdown Voltage ($I_E = 10\text{ }\mu\text{Adc}, I_C = 0$)	BV_{EBO}	6.0	-	Vdc
Collector Cutoff Current ($V_{CE} = 20\text{ Vdc}, V_{EB(off)} = 3.0\text{ Vdc}$)	I_{CEX}	-	25	nAdc
Base Cutoff Current ($V_{CE} = 20\text{ Vdc}, V_{EB(off)} = 3.0\text{ Vdc}$) ($V_{CE} = 20\text{ Vdc}, V_{EB(off)} = 3.0\text{ Vdc}, T_A = 85^\circ\text{C}$)	I_{BL}	-	0.025 10	μAdc

ON CHARACTERISTICS

DC Current Gain* ($I_C = 100\text{ }\mu\text{Adc}, V_{CE} = 1.0\text{ Vdc}$) ($I_C = 1.0\text{ mAdc}, V_{CE} = 1.0\text{ Vdc}$) ($I_C = 10\text{ mAdc}, V_{CE} = 1.0\text{ Vdc}$) ($I_C = 10\text{ mAdc}, V_{CE} = 1.0\text{ Vdc}, T_A = -55^\circ\text{C}$) ($I_C = 50\text{ mAdc}, V_{CE} = 1.0\text{ Vdc}$) ($I_C = 100\text{ mAdc}, V_{CE} = 1.0\text{ Vdc}$) ($I_C = 500\text{ mAdc}, V_{CE} = 5.0\text{ Vdc}$)	h_{FE}^*	20 50 50 20 40 30 10	- - 150 - - - -	-
Collector-Emitter Saturation Voltage* ($I_C = 10\text{ mAdc}, I_B = 1.0\text{ mAdc}$) ($I_C = 50\text{ mAdc}, I_B = 5.0\text{ mAdc}$) ($I_C = 100\text{ mAdc}, I_B = 10\text{ mAdc}$)	$V_{CE(sat)}^*$	- - -	0.2 0.3 0.4	Vdc
Base-Emitter Saturation Voltage* ($I_C = 10\text{ mAdc}, I_B = 1.0\text{ mAdc}$) ($I_C = 50\text{ mAdc}, I_B = 5.0\text{ mAdc}$) ($I_C = 100\text{ mAdc}, I_B = 10\text{ mAdc}$)	$V_{BE(sat)}^*$	- - -	0.85 1.0 1.2	Vdc

*Pulse Test: Pulse Width $\leq 300\text{ }\mu\text{s}$, Duty Cycle $< 2.0\%$.

2N3211 (continued)

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
DYNAMIC CHARACTERISTICS				
Current-Gain - Bandwidth Product ($I_C = 10\text{ mAdc}$, $V_{CE} = 20\text{ Vdc}$, $f = 100\text{ MHz}$)	f_T	350	-	MHz
Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f = 100\text{ kHz}$)	C_{ob}	-	4.0	pF
Input Capacitance ($V_{BE} = 0.5\text{ Vdc}$, $I_C = 0$, $f = 100\text{ kHz}$)	C_{ib}	-	7.0	pF
Charge-Storage Time Constant ($I_C = I_{B1} \approx I_{B2} \approx 10\text{ mAdc}$) (Figure 1)	τ_s	-	15	ns
Total Control Charge ($I_C = 10\text{ mAdc}$, $I_B = 1.0\text{ mAdc}$) (Figure 2)	Q_T	-	60	pC
Active Region Time Constant ($I_C = 10\text{ mAdc}$, $I_B = 1.0\text{ mAdc}$) (Figure 3)	τ_A	-	2.5	ns

FIGURE 1 — CHARGE STORAGE TIME CONSTANT TEST CIRCUIT




FIGURE 2 — TOTAL CONTROL CHARGE TEST CIRCUIT





FIGURE 3 — ACTIVE REGION TIME CONSTANT TEST CIRCUIT




NOTES FOR FIGURES 2, 3

- INPUT PULSE — TRANSITION TIME TO +6.0 Vdc $\leq 2.0\text{ ns}$
- INPUT PULSE — OPTIONAL GENERATOR OUTPUT IMPEDANCE: ADJUST FOR +6.0 Vdc
- SCOPE INPUT CAPACITANCE — 3.0 pF MAX
- SCOPE INPUT IMPEDANCE — 10 MEGOHMS
- SCOPE RISE TIME $\leq 0.7\text{ ns}$

2N3299 thru 2N3302 (SILICON)

$V_{CEO} = 30\text{ V}$
 $I_C = 500\text{ mA}$
 $P_D = 360\text{ to }800\text{ mW}$



CASE 31
(TO-5)

2N3299
2N3300

CASE 22
(TO-18)

2N3301
2N3302

Collector connected to case

NPN silicon annular transistors for high-speed switching circuits and DC to UHF amplifier applications.

MAXIMUM RATINGS

Rating	Symbol	Value	Unit	
Collector-Emitter Voltage (Applicable 0 to 10 mA _{Dc})	V_{CEO}	30	Vdc	
Collector-Base Voltage	V_{CB}	60	Vdc	
Emitter-Base Voltage	V_{EB}	5.0	Vdc	
Collector Current	I_C	500	mA _{Dc}	
Operating Junction Temperature Range	T_J	-65 to +200	°C	
Storage Temperature Range	T_{stg}	-65 to +300	°C	
Total Device Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	2N3299 2N3300	2N3301 2N3302	Watt mW/°C
		0.8 4.56	0.36 2.06	
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	3.0 17.2	1.8 10.3	Watts mW/°C

FIGURE 1 — SATURATED TURN-ON SWITCHING TIME TEST CIRCUIT





FIGURE 2 — SATURATED TURN-OFF SWITCHING TIME TEST CIRCUIT



2N3299 thru 2N3302 (continued)

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Breakdown Voltage* ($I_C = 10 \text{ mAdc}$, $I_B = 0$)	BV_{CEO}^*	30	-	Vdc
Collector-Base Breakdown Voltage ($I_C = 10 \text{ mAdc}$, $I_E = 0$)	BV_{CBO}	60	-	Vdc
Emitter-Base Breakdown Voltage ($I_E = 10 \text{ mAdc}$, $I_C = 0$)	BV_{EBO}	5.0	-	Vdc
Collector Cutoff Current ($V_{CE} = 50 \text{ Vdc}$, $V_{BE} = 0$) ($V_{CE} = 50 \text{ Vdc}$, $V_{BE} = 0$, $T_A = 150^\circ\text{C}$)	I_{CES}	-	0.01 10	μA dc
Emitter Cutoff Current ($V_{BE} = 3.0 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	-	10	nA
Base Current ($V_{CE} = 50 \text{ Vdc}$, $V_{BE} = 0$)	I_B	-	10	nA

ON CHARACTERISTICS

DC Current Gain ($I_C = 0.1 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$)	2N3299, 2N3301 2N3300, 2N3302	h_{FE}	20	-	-
			35	-	-
($I_C = 1.0 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$)	2N3299, 2N3301 2N3300, 2N3302		25	-	-
			50	-	-
($I_C = 10 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$)*	2N3299, 2N3301 2N3300, 2N3302		35	-	-
			75	-	-
($I_C = 150 \text{ mAdc}$, $V_{CE} = 1.0 \text{ Vdc}$)*	2N3299, 2N3301 2N3300, 2N3302		20	-	-
			50	-	-
($I_C = 150 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$)*	2N3299, 2N3301 2N3300, 2N3302		40	120	-
			100	300	-
($I_C = 500 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$)*	2N3299, 2N3301 2N3300, 2N3302		20	-	-
			50	-	-
Collector-Emitter Saturation Voltage ($I_C = 150 \text{ mAdc}$, $I_B = 15 \text{ mAdc}$) ($I_C = 300 \text{ mAdc}$, $I_B = 30 \text{ mAdc}$) ($I_C = 500 \text{ mAdc}$, $I_B = 50 \text{ mAdc}$)	$V_{CE(\text{sat})}$		-	0.22	Vdc
			-	0.45	
			-	0.6	
Base-Emitter Saturation Voltage ($I_C = 150 \text{ mAdc}$, $I_B = 15 \text{ mAdc}$) ($I_C = 300 \text{ mAdc}$, $I_B = 30 \text{ mAdc}$) ($I_C = 500 \text{ mAdc}$, $I_B = 50 \text{ mAdc}$)	$V_{BE(\text{sat})}$		-	1.1	Vdc
			-	1.3	
			-	1.5	
Base-Emitter On Voltage ($I_C = 150 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$)	$V_{BE(\text{on})}$		-	1.1	Vdc


DYNAMIC CHARACTERISTICS

Current-Gain-Bandwidth Product ($I_C = 50 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$, $f = 100 \text{ MHz}$)	f_T	250	-	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 140 \text{ kHz}$)	C_{ob}	-	8.0	pF
Input Capacitance ($V_{BE} = 2.0 \text{ Vdc}$, $I_C = 0$, $f = 140 \text{ kHz}$)	C_{ib}	-	20	pF
Turn-On Time (Figure 1) ($V_{CC} = 25 \text{ Vdc}$, $I_C = 300 \text{ mAdc}$, $I_{B1} = 30 \text{ mAdc}$)	t_{on}	-	60	ns
Turn-Off Time (Figure 2) ($V_{CC} = 25 \text{ Vdc}$, $I_C = 300 \text{ mAdc}$, $I_{B1} = I_{B2} = 30 \text{ mAdc}$)	t_{off}	-	150	ns

* Pulse Test: Pulse Width $\leq 300 \mu\text{s}$; Duty Cycle $\leq 2\%$.

2N4123 (SILICON)
2N4124

V_{CE0} to 30V
 $I_C = 200$ mA dc



NPN silicon transistors designed for general purpose switching and amplifier applications and for complementary circuitry with PNP types 2N4125 and 2N4126. Features one-piece, injection-molded plastic package for high reliability.

CASE 29 (1)
(TO-92)

MAXIMUM RATINGS

Characteristic	Symbol	2N4123	2N4124	Unit
Collector-Emitter Voltage	V_{CE0}	30	25	Vdc
Collector-Base Voltage	V_{CB}	40	30	Vdc
Emitter-Base Voltage	V_{EB}	5		Vdc
Collector Current	I_C	200		mA dc
Total Device Dissipation @ $T_A = 60^\circ\text{C}$	P_D	210		mW
Total Device Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	310	2.81	mW mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +135		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	θ_{JA}	0.357	$^\circ\text{C}/\text{mW}$

FIGURE 1 — CAPACITANCE





FIGURE 2 — SWITCHING TIMES



2N4123, 2N4124 (continued)

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Fig. No.	Symbol	Min	Max	Unit
----------------	----------	--------	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Breakdown Voltage* ($I_C = 1 \text{ mAdc}$, $I_E = 0$)	2N4123 2N4124	V_{CE0}^*	30 25	—	Vdc
Collector-Base Breakdown Voltage ($I_C = 10 \text{ } \mu\text{Adc}$, $I_E = 0$)	2N4123 2N4124	V_{CB0}	40 30	—	Vdc
Emitter-Base Breakdown Voltage ($I_E = 10 \text{ } \mu\text{Adc}$, $I_C = 0$)		V_{EB0}	5	—	Vdc
Collector Cutoff Current ($V_{CB} = 20 \text{ Vdc}$, $I_E = 0$)		I_{CBO}	—	50	nAdc
Emitter Cutoff Current ($V_{BE} = 3 \text{ Vdc}$, $I_C = 0$)		I_{EBO}	—	50	nAdc

ON CHARACTERISTICS

DC Current Gain* ($I_C = 2 \text{ mAdc}$, $V_{CE} = 1 \text{ Vdc}$)	2N4123 2N4124	9	h_{FE}^*	50 120	150 360	—
($I_C = 50 \text{ mAdc}$, $V_{CE} = 1 \text{ Vdc}$)	2N4123 2N4124			25 60	—	
Collector-Emitter Saturation Voltage* ($I_C = 50 \text{ mAdc}$, $I_B = 5 \text{ mAdc}$)		10, 11	$V_{CE(sat)}^*$	—	0.3	Vdc
Base-Emitter Saturation Voltage* ($I_C = 50 \text{ mAdc}$, $I_B = 5 \text{ mAdc}$)		11	$V_{BE(sat)}^*$	—	0.95	Vdc

SMALL SIGNAL CHARACTERISTICS

High-Frequency Current Gain ($I_C = 10 \text{ mAdc}$, $V_{CE} = 20 \text{ Vdc}$, $f = 100 \text{ MHz}$)	2N4123 2N4124		$ h_{fe} $	2.5 3.0	—	—
Current-Gain — Bandwidth Product ($I_C = 10 \text{ mAdc}$, $V_{CE} = 20 \text{ Vdc}$, $f = 100 \text{ MHz}$)	2N4123 2N4124		f_T	250 300	—	MHz
Output Capacitance ($V_{CB} = 5 \text{ Vdc}$, $I_E = 0$, $f = 100 \text{ kHz}$)		1	C_{ob}	—	4	pF
Input Capacitance ($V_{BE} = 0.5 \text{ Vdc}$, $I_C = 0$, $f = 100 \text{ kHz}$)		1	C_{ib}	—	8	pF
Small-Signal Current Gain ($I_C = 2 \text{ mAdc}$, $V_{CE} = 1 \text{ Vdc}$, $f = 1 \text{ kHz}$)	2N4123 2N4124	5	h_{fe}	50 120	200 480	—
Noise Figure ($I_C = 100 \text{ } \mu\text{Adc}$, $V_{CE} = 5 \text{ Vdc}$, $R_S = 1 \text{ kohm}$, Noise Bandwidth = 10 Hz to 15.7 kHz)	2N4123 2N4124	3, 4	NF	— —	6 5	dB

SWITCHING CHARACTERISTICS

Characteristic	Fig. No.	Symbol	Typ	Unit
Delay Time $V_{CC} = 3 \text{ Vdc}$, $V_{EB(off)} = 0.5 \text{ Vdc}$,	2	t_d	24	ns
Rise Time $I_C = 10 \text{ mAdc}$, $I_{B1} = 1 \text{ mAdc}$	2	t_r	13	ns
Storage Time $V_{CC} = 3 \text{ Vdc}$, $I_C = 10 \text{ mAdc}$,	2	t_s	125	ns
Fall Time $I_{B1} = I_{B2} = 1 \text{ mAdc}$	2	t_f	11	ns

*Pulse Test: Pulse Width = 300 μs , Duty Cycle = 2%

2N4123, 2N4124 (continued)

AUDIO SMALL SIGNAL CHARACTERISTICS

NOISE FIGURE

$V_{CE} = 5 \text{ Vdc}$, $T_A = 25^\circ\text{C}$

FIGURE 3 — FREQUENCY VARIATIONS





FIGURE 4 — SOURCE RESISTANCE



h PARAMETERS

$V_{CE} = 10 \text{ V}$, $f = 1 \text{ kHz}$, $T_A = 25^\circ\text{C}$

FIGURE 5 — CURRENT GAIN




FIGURE 6 — OUTPUT ADMITTANCE




FIGURE 7 — INPUT IMPEDANCE





FIGURE 8 — VOLTAGE FEEDBACK RATIO



2N4123, 2N4124 (continued)

STATIC CHARACTERISTICS

FIGURE 9 — NORMALIZED CURRENT GAIN




FIGURE 10 — COLLECTOR SATURATION REGION




FIGURE 11 — "ON" VOLTAGES






FIGURE 12 — TEMPERATURE COEFFICIENTS



2N4125 (SILICON)
2N4126

V_{CEO} to 30V

I_C = 200 mAdc



PNP silicon transistors designed for general purpose switching and amplifier applications and for complementary circuitry with NPN types 2N4123 and 2N4124. Features one-piece, injection-molded plastic package for high reliability.

CASE 29 (1)
(TO-92)

MAXIMUM RATINGS

Characteristic	Symbol	2N4125	2N4126	Unit
Collector-Emitter Voltage	V _{CEO}	30	25	Vdc
Collector-Base Voltage	V _{CB}	30	25	Vdc
Emitter-Base Voltage	V _{EB}	4		Vdc
Collector Current	I _C	200		mAdc
Total Device Dissipation @ T _A = 60°C	P _D	210		mW
Total Device Dissipation @ T _A = 25°C Derate above 25°C	P _D	310	2.81	mW mW/°C
Operating and Storage Junction Temperature Range	T _J , T _{stg}	-55 to +135		°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	θ _{JA}	0.357	°C/mW

FIGURE 1 — CAPACITANCE





FIGURE 2 — SWITCHING TIMES



2N4125, 2N4126 (continued)

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Fig. No.	Symbol	Min	Max	Unit
----------------	----------	--------	-----	-----	------

OFF CHARACTERISTICS

Collector-Emmitter Breakdown Voltage* ($I_C = 1 \text{ mA dc}$, $I_E = 0$)	2N4125 2N4126		V_{CE0}^*	30 25	— —	Vdc
Collector-Base Breakdown Voltage ($I_C = 10 \mu\text{A dc}$, $I_E = 0$)	2N4125 2N4126		V_{CBO}	30 25	— —	Vdc
Emmitter-Base Breakdown Voltage ($I_E = 10 \mu\text{A dc}$, $I_C = 0$)			V_{EBO}	4	—	Vdc
Collector Cutoff Current ($V_{CB} = 20 \text{ Vdc}$, $I_E = 0$)			I_{CBO}	—	50	nA dc
Emmitter Cutoff Current ($V_{BE} = 3 \text{ Vdc}$, $I_C = 0$)			I_{EBO}	—	50	nA dc

ON CHARACTERISTICS

DC Current Gain* ($I_C = 2 \text{ mA dc}$, $V_{CE} = 1 \text{ Vdc}$)	2N4125 2N4126	9	h_{FE}^*	50 120	150 360	—
($I_C = 50 \text{ mA dc}$, $V_{CE} = 1 \text{ Vdc}$)	2N4125 2N4126			25 60	— —	
Collector-Emmitter Saturation Voltage* ($I_C = 50 \text{ mA dc}$, $I_B = 5 \text{ mA dc}$)		10, 11	$V_{CE(sat)}^*$	—	0.4	Vdc
Base-Emmitter Saturation Voltage* ($I_C = 50 \text{ mA dc}$, $I_B = 5 \text{ mA dc}$)		11	$V_{BE(sat)}^*$	—	0.95	Vdc

SMALL SIGNAL CHARACTERISTICS

High-Frequency Current Gain ($I_C = 10 \text{ mA dc}$, $V_{CE} = 20 \text{ Vdc}$, $f = 100 \text{ MHz}$)	2N4125 2N4126		$ h_{fe} $	2.0 2.5	— —	—
Current-Gain - Bandwidth Product ($I_C = 10 \text{ mA dc}$, $V_{CE} = 20 \text{ Vdc}$, $f = 100 \text{ MHz}$)	2N4125 2N4126		f_T	200 250	— —	MHz
Output Capacitance ($V_{CB} = 5 \text{ Vdc}$, $I_E = 0$, $f = 100 \text{ kHz}$)		1	C_{ob}	—	4.5	pF
Input Capacitance ($V_{BE} = 0.5 \text{ Vdc}$, $I_C = 0$, $f = 100 \text{ kHz}$)		1	C_{ib}	—	10	pF
Small-Signal Current Gain ($I_C = 2 \text{ mA dc}$, $V_{CE} = 1 \text{ Vdc}$, $f = 1 \text{ kHz}$)	2N4125 2N4126	5	h_{fe}	50 120	200 480	—
Noise Figure ($I_C = 100 \mu\text{A dc}$, $V_{CE} = 5 \text{ Vdc}$, $R_S = 1 \text{ kohm}$, Noise Bandwidth = 10 Hz to 15.7 kHz)	2N4125 2N4126	3, 4	NF	— —	5.0 4.0	dB

SWITCHING CHARACTERISTICS

Characteristic	Fig. No.	Symbol	Typ	Unit
Delay Time $V_{CC} = 3 \text{ Vdc}$, $V_{BE(off)} = 0.5 \text{ Vdc}$,	2	t_d	25	ns
Rise Time $I_C = 10 \text{ mA dc}$, $I_{B1} = 1 \text{ mA dc}$	2	t_r	18	ns
Storage Time $V_{CC} = 3 \text{ Vdc}$, $I_C = 10 \text{ mA dc}$,	2	t_s	140	ns
Fall Time $I_{B1} = I_{B2} = 1 \text{ mA dc}$	2	t_f	15	ns

*Pulse Test: Pulse Width = 300 μsec , Duty Cycle = 2%

2N4125, 2N4126 (continued)

AUDIO SMALL SIGNAL CHARACTERISTICS NOISE FIGURE

$V_{CE} = 5 \text{ Vdc}$, $T_A = 25^\circ\text{C}$

FIGURE 3 — FREQUENCY VARIATIONS





FIGURE 4 — SOURCE RESISTANCE



h PARAMETERS

$V_{CE} = 10 \text{ V}$, $f = 1 \text{ kHz}$, $T_A = 25^\circ\text{C}$

FIGURE 5 — CURRENT GAIN




FIGURE 6 — OUTPUT ADMITTANCE




FIGURE 7 — INPUT IMPEDANCE





FIGURE 8 — VOLTAGE FEEDBACK RATIO



2N4125, 2N4126 (continued)

STATIC CHARACTERISTICS

FIGURE 9 — NORMALIZED CURRENT GAIN




FIGURE 10 — COLLECTOR SATURATION REGION




FIGURE 11 — "ON" VOLTAGES





FIGURE 12 — TEMPERATURE COEFFICIENTS




2N4890

$V_{CE0} = 40\text{ V}$
 $I_C = 700\text{ mA}$
 $f_T = 100\text{ MHz}$

PNP silicon annular transistor designed for medium-current switching and amplifier applications.

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CE0}	40	Vdc
Collector-Base Voltage	V_{CB}	60	Vdc
Emitter-Base Voltage	V_{EB}	5	Vdc
Collector Current-Continuous	I_C	700	mA dc
Total Device Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	1.0 5.7	Watts $W/^\circ\text{C}$
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	5 28.6	Watts $W/^\circ\text{C}$
Operating Junction Temperature Range	T_J	200	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-65 to +200	$^\circ\text{C}$



CASE 31
(TO-5)

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Breakdown Voltage ($I_C = 100\ \mu\text{A dc}$, $I_B = 0$)	BV_{CE0}	40	—	Vdc
Collector-Emitter Breakdown Voltage ($I_C = 10\text{ mA dc}$, $R_{BE} = 10\text{ ohms}$)	BV_{CER}	50	—	Vdc
Collector-Base Breakdown Voltage ($I_C = 100\ \mu\text{A dc}$, $I_E = 0$)	BV_{CBO}	60	—	Vdc
Emitter-Base Breakdown Voltage ($I_E = 100\ \mu\text{A dc}$, $I_C = 0$)	BV_{EBO}	5	—	Vdc
Collector Cutoff Current ($V_{CE} = 60\text{ Vdc}$, $V_{BE}(\text{off}) = 1.5\text{ Vdc}$)	I_{CEX}	—	0.25	$\mu\text{A dc}$
Base Cutoff Current ($V_{CE} = 60\text{ Vdc}$, $V_{BE}(\text{off}) = 1.5\text{ Vdc}$)	I_{BL}	—	0.25	$\mu\text{A dc}$

ON CHARACTERISTICS

DC Current Gain * ($I_C = 150\text{ mA dc}$, $V_{CE} = 2.5\text{ Vdc}$) ($I_C = 150\text{ mA dc}$, $V_{CE} = 10\text{ Vdc}$)*	h_{FE}^*	25 50	— 250	—
Collector-Emitter Saturation Voltage ($I_C = 150\text{ mA dc}$, $I_B = 15\text{ mA dc}$)	$V_{CE(\text{sat})}$	—	1.4	Vdc
Base-Emitter Saturation Voltage ($I_C = 150\text{ mA dc}$, $I_B = 15\text{ mA dc}$)	$V_{BE(\text{sat})}$	—	1.7	Vdc
Base-Emitter On Voltage ($I_C = 150\text{ mA dc}$, $V_{CE} = 2.5\text{ Vdc}$)	$V_{BE(\text{on})}$	—	1.7	Vdc

DYNAMIC CHARACTERISTICS

Current-Gain-Bandwidth Product ($I_C = 50\text{ mA dc}$, $V_{CE} = 10\text{ Vdc}$, $f = 20\text{ MHz}$)	f_T	100	—	MHz
Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f = 140\text{ kHz}$)	C_{ob}	—	15	pF
Input Capacitance ($V_{BE} = 0.5\text{ Vdc}$, $I_C = 0$, $f = 140\text{ kHz}$)	C_{ib}	—	80	pF

*Pulse Test: Pulse Width = $300\ \mu\text{s}$, Duty Cycle = 2%

2N4924 (SILICON)
2N4925

V_{CEO} = 100, 150 V
f_r = 100 — 500 MHz
P_D = 5.0 W

. . . NPN silicon annular transistors designed for high-voltage, high-frequency amplifier applications.

Collector connected to case



CASE 79
(TO-39)

MAXIMUM RATINGS

Rating	Symbol	2N2724	2N2725	Unit
Collector-Emitter Voltage	V _{CEO}	100	150	Vdc
Collector-Base Voltage	V _{CB}	100	150	Vdc
Emitter-Base Voltage	V _{EB}	5.0		Vdc
Collector Current - Continuous	I _C	200		mAdc
Total Device Dissipation T _A = 25°C Derate above 25°C	P _D	1.0	5.71	W mW/°C
Total Device Dissipation T _C = 25°C Derate above 25°C	P _D	5.0	28.6	W mW/°C
Operating Junction Temperature Range	T _J	-65 to +175		°C
Storage Temperature Range	T _{stg}	-65 to +200		°C

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Breakdown Voltage* (I _C = 10 mAdc, I _B = 0)	2N4924 2N4925	BV _{CEO} *	100 150	-	Vdc
Collector-Base Breakdown Voltage (I _C = 100 μAdc, I _C = 0)	2N4924 2N4925	BV _{CBO}	100 150	-	Vdc
Emitter-Base Breakdown Voltage (I _E = 100 μAdc, I _C = 0)		BV _{EBO}	5.0	-	Vdc
Collector Cutoff Current (V _{CB} = 50 Vdc, I _E = 0) (V _{CB} = 75 Vdc, I _E = 0)		I _{CBO}	-	0.1 0.1	μAdc

ON CHARACTERISTICS

DC Current Gain* (I _C = 1.0 mAdc, V _{CE} = 10 Vdc) (I _C = 10 mAdc, V _{CE} = 10 Vdc) (I _C = 150 mAdc, V _{CE} = 10 Vdc)		h _{FE} *	25 35 40	- - 200	-
Collector-Emitter Saturation Voltage* (I _C = 10 mAdc, I _B = 1.0 mAdc) (I _C = 50 mAdc, I _B = 5.0 mAdc)		V _{CE(sat)} *	-	0.25 0.4	Vdc
Base-Emitter On Voltage* (I _C = 50 mAdc, V _{CE} = 10 Vdc)		V _{BE(on)} *	-	0.95	Vdc


DYNAMIC CHARACTERISTICS

Current-Gain - Bandwidth Product (I _C = 20 mAdc, V _{CE} = 20 Vdc, f = 100 MHz)		f _T	100	500	MHz
Collector-Base Capacitance (V _{CB} = 20 Vdc, I _E = 0, f = 100 kHz)		C _{cb}	-	10	pF
Collector-Emitter Capacitance (V _{BE} = 1.0 Vdc, I _C = 0, f = 100 kHz)		C _{eb}	-	80	pF

* Pulsed, PW = ≤ 300 μs, Duty Cycle = ≤ 2.0%

2N4926 (SILICON)
2N4927

$V_{CEO} = 200 - 250 \text{ V}$
 $I_C = 50 \text{ mA}$
 $P_D = 5.0 \text{ W}$



. . . NPN silicon annular transistors designed for high-voltage, high-frequency amplifier applications.

Collector connected to case

CASE 79
(TO-39)

MAXIMUM RATINGS

Rating	Symbol	2N4926	2N4927	Unit
Collector-Emitter Voltage	V_{CEO}	200	250	Vdc
Collector-Base Voltage	V_{CB}	200	250	Vdc
Emitter-Base Voltage	V_{EB}	7.0		Vdc
Collector Current - Continuous	I_C	50		mAdc
Total Device Dissipation $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	1.0 5.71		W mW/ $^\circ\text{C}$
Total Device Dissipation $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	5.0 28.6		W mW/ $^\circ\text{C}$
Operating Junction Temperature Range	T_J	-65 to +175		$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-65 to +200		$^\circ\text{C}$

2N4926, 2N4927 (continued)

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic		Symbol	Min	Max	Unit
Collector-Emitter Breakdown Voltage* ($I_C = 0.01 \text{ mA dc}$, $I_B = 0$)	2N4926 2N4927	BV_{CEO}^*	200 250	- -	Vdc
Collector-Base Breakdown Voltage ($I_C = 0.1 \text{ mA dc}$, $I_C = 0$)	2N4926 2N4927	BV_{CBO}	200 250	- -	Vdc
Emitter-Base Breakdown Voltage ($I_E = 0.1 \text{ mA dc}$, $I_C = 0$)		BV_{EBO}	7.0	-	Vdc
Collector Cutoff Current ($V_{CB} = 100 \text{ Vdc}$, $I_E = 0$) ($V_{CB} = 100 \text{ vdc}$, $I_E = 0$, $T_A = 100^\circ\text{C}$) ($V_{CB} = 150 \text{ Vdc}$, $I_E = 0$) ($V_{CB} = 150 \text{ Vdc}$, $I_E = 0$, $T_A = 100^\circ\text{C}$)	2N4926 2N4927	I_{CBO}	- - - -	0.1 10 0.1 10	$\mu\text{A dc}$
Emitter Cutoff Current ($V_{BE} = 5.0 \text{ V}$)		I_{EBO}	-	0.1	$\mu\text{A dc}$

*Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 1.0\%$

ON CHARACTERISTICS

DC Current Gain** ($I_C = 3.0 \text{ mA dc}$, $V_{CE} = 10 \text{ Vdc}$) ($I_C = 10 \text{ mA dc}$, $V_{CE} = 10 \text{ Vdc}$) ($I_C = 30 \text{ mA dc}$, $V_{CE} = 10 \text{ Vdc}$) ($I_C = 50 \text{ mA dc}$, $V_{CE} = 20 \text{ Vdc}$)	h_{FE}^{**}	10 15 20 20	- - 200 -	-
Collector-Emitter Saturation Voltage** ($I_C = 10 \text{ mA dc}$, $I_B = 1.0 \text{ mA dc}$) ($I_C = 30 \text{ mA dc}$, $I_B = 3.0 \text{ mA dc}$)	$V_{CE(sat)}^{**}$	- -	1.0 2.0	Vdc
Base-Emitter Saturation Voltage** ($I_C = 10 \text{ mA dc}$, $I_B = 1.0 \text{ mA dc}$) ($I_C = 50 \text{ mA dc}$, $I_B = 3.0 \text{ mA dc}$)	$V_{BE(sat)}^{**}$	-	1.2 1.5	Vdc
Base-Emitter On Voltage ($I_C = 30 \text{ mA dc}$, $V_{CE} = 10 \text{ Vdc}$)	$V_{BE(on)}$	-	1.5	Vdc

SMALL-SIGNAL CHARACTERISTICS

Current-Gain — Bandwidth Product ($I_C = 10 \text{ mA dc}$, $V_{CE} = 20 \text{ Vdc}$, $f = 20 \text{ MHz}$)	f_T	30	300	MHz
Output Capacitance ($V_{CB} = 20 \text{ Vdc}$, $I_E = 0$, $f = 100 \text{ kHz}$)	C_{cb}	-	6.0	pF
Input Impedance ($I_C = 10 \text{ mA dc}$, $V_{CE} = 10 \text{ Vdc}$, $f = 1.0 \text{ kHz}$)	h_{ie}	75	750	k ohm
Voltage Feedback Ratio ($I_C = 10 \text{ mA dc}$, $V_{CE} = 10 \text{ Vdc}$, $f = 1.0 \text{ kHz}$)	h_{ie}	0.1	1.0	$\times 10^{-4}$
Small-Signal Current Gain ($I_C = 10 \text{ mA dc}$, $V_{CE} = 10 \text{ Vdc}$, $f = 1.0 \text{ kHz}$)	h_{ie}	25	250	-
Output Admittance ($I_C = 10 \text{ mA dc}$, $V_{CE} = 10 \text{ Vdc}$, $f = 1.0 \text{ kHz}$)	h_{oe}	5.0	50	μmhos
Real Part of Input Impedance ($I_C = 10 \text{ mA dc}$, $V_{CE} = 20 \text{ Vdc}$, $f = 5.0 \text{ MHz}$)	$\text{Re}(h_{ie})$	4	40	ohms

** Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$

2N4928 thru 2N4931

$V_{CEO} = 100 \text{ to } 250 \text{ V}$

$P_D = 0.6 \text{ to } 1.0 \text{ W}$



High-voltage PNP silicon annular transistors for use in general purpose high voltage applications.

CASE 79
(TO-39)

Collector connected to case

MAXIMUM RATINGS

Rating	Symbol	2N4928	2N4929	2N4930	2N4931	Unit
Collector-Emitter Voltage	V_{CEO}	100	150	200	250	Vdc
Collector-Base Voltage	V_{CB}	100	150	200	250	Vdc
Emitter-Base Voltage	V_{EB}	4.0	4.0	4.0	4.0	Vdc
Collector Current — Continuous	I_C	100	500	500	500	mA dc
Total Device Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	0.6 3.4	1.0 5.71	1.0 5.71	1.0 5.71	Watt mW/ $^\circ\text{C}$
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	3.0 17.2	5.0 28.6	5.0 28.6	5.0 28.6	Watt mW/ $^\circ\text{C}$
Operating & Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200				$^\circ\text{C}$

2N4928 thru 2N4931 (continued)

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Breakdown Voltage* ($I_C = 10 \text{ mA dc}$, $I_B = 0$)	BV_{CEO}^*			Vdc
2N4928		100	-	
2N4929		150	-	
2N4930		200	-	
2N4931		250	-	
Collector-Base Breakdown Voltage ($I_E = 0$, $I_C = 100 \mu\text{A dc}$)	BV_{CBO}			Vdc
2N4928		100	-	
2N4929		150	-	
2N4930		200	-	
2N4931		250	-	
Emitter-Base Breakdown Voltage ($I_E = 100 \mu\text{A dc}$, $I_C = 0$)	BV_{EBO}	4.0	-	Vdc
Collector Cutoff Current ($V_{CB} = 50 \text{ Vdc}$, $I_E = 0$)	I_{CBO}	-	0.5	$\mu\text{A dc}$
2N4928				
($V_{CB} = 75 \text{ Vdc}$, $I_E = 0$)		-	0.5	
2N4929				
($V_{CB} = 150 \text{ Vdc}$, $I_E = 0$)		-	1.0	
2N4930, 2N4931				
Emitter Cutoff Current ($V_{BE} = 3.0 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	-	0.5	$\mu\text{A dc}$
2N4928, 2N4929				
($V_{BE} = 3.0 \text{ Vdc}$, $I_C = 0$)		-	1.0	
2N4930, 2N4931				

ON CHARACTERISTICS

DC Current Gain ($I_C = 1.0 \text{ mA dc}$, $V_{CE} = 10 \text{ Vdc}$)	All Types	h_{FE}	20	-	-
($I_C = 10 \text{ mA dc}$, $V_{CE} = 10 \text{ Vdc}$)*	2N4928, 2N4929		25	200	
($I_C = 10 \text{ mA dc}$, $V_{CE} = 10 \text{ Vdc}$)*	2N4930, 2N4931		20	200	
($I_C = 50 \text{ mA dc}$, $V_{CE} = 10 \text{ Vdc}$)*	2N4928, 2N4929		20	-	
($I_C = 30 \text{ mA dc}$, $V_{CE} = 10 \text{ Vdc}$)*	2N4930, 2N4931		20	-	
Collector-Emitter Saturation Voltage* ($I_C = 10 \text{ mA dc}$, $I_B = 1.0 \text{ mA dc}$)	2N4928, 2N4929 2N4930, 2N4931	$V_{CE(sat)}^*$	-	0.5 5.0	Vdc
Base-Emitter On Voltage ($I_C = 10 \text{ mA dc}$, $V_{CE} = 10 \text{ Vdc}$)		$V_{BE(on)}$	-	1.0	Vdc

DYNAMIC CHARACTERISTICS

Current-Gain-Bandwidth Product ($I_C = 20 \text{ mA dc}$, $V_{CE} = 20 \text{ Vdc}$, $f = 100 \text{ MHz}$)	2N4928, 2N4929	f_T	100	1,000	MHz
($I_C = 20 \text{ mA dc}$, $V_{CE} = 20 \text{ Vdc}$, $f = 20 \text{ MHz}$)	2N4930, 2N4931		20	200	
Collector-Base Capacitance ($V_{CB} = 20 \text{ Vdc}$, $I_E = 0$, $f = 140 \text{ kHz}$)	2N4928	C_{cb}	-	6.0	pF
($V_{CB} = 20 \text{ Vdc}$, $I_E = 0$, $f = 140 \text{ kHz}$)	2N4929		-	10	
($V_{CB} = 20 \text{ Vdc}$, $I_E = 0$, $f = 140 \text{ kHz}$)	2N4930, 2N4931		-	20	
Emitter-Base Capacitance ($V_{BE} = 2.0 \text{ Vdc}$, $I_C = 0$, $f = 140 \text{ kHz}$)	2N4928	C_{eb}	-	40	pF
($V_{BE} = 1.0 \text{ Vdc}$, $I_C = 0$, $f = 140 \text{ kHz}$)	2N4929		-	80	
($V_{BE} = 0.5 \text{ Vdc}$, $I_C = 0$, $f = 140 \text{ kHz}$)	2N4930, 2N4931		-	400	

Pulse Width $\leq 300 \mu\text{s}$; Duty Cycle $\leq 2.0\%$

2N5086 (SILICON)

2N5087

$V_{CEO} = 50 \text{ V}$

$I_C = 50 \text{ mA}$

$P_D = 310 \text{ mW}$



CASE 29 (1)
(TO-92)

PNP silicon annular transistors designed for low-level, low-noise amplifier applications.

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	50	Vdc
Collector-Base Voltage	V_{CB}	50	Vdc
Emitter-Base Voltage	V_{EB}	3.0	Vdc
Collector Current – Continuous Peak	I_C	50 100	mAdc
Total Device Dissipation @ $T_A = 25^\circ \text{C}$ Derate above 25°C	P_D	310 2.81	mW mW/ $^\circ \text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +135	$^\circ \text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	θ_{JA}	0.357	$^\circ \text{C}/\text{mW}$

2N5086, 2N5087 (continued)

ELECTRICAL CHARACTERISTICS $T_A = 25^\circ\text{C}$ unless otherwise noted

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Breakdown Voltage ($I_C = 1.0 \text{ mAdc}$, $I_B = 0$)	BV_{CEO}	50	-	-	Vdc
Collector-Base Breakdown Voltage ($I_C = 100 \text{ } \mu\text{Adc}$, $I_E = 0$)	BV_{CBO}	50	-	-	Vdc
Collector Cutoff Current ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$) ($V_{CB} = 35 \text{ Vdc}$, $I_E = 0$)	I_{CBO}	-	-	10 50	nAdc
Emitter Cutoff Current ($V_{BE} = 3.0 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	-	-	50	nAdc


ON CHARACTERISTICS

DC Current Gain ($I_C = 100 \text{ } \mu\text{Adc}$, $V_{CE} = 5.0 \text{ Vdc}$) ($I_C = 1.0 \text{ mAdc}$, $V_{CE} = 5.0 \text{ Vdc}$) ($I_C = 10 \text{ mAdc}$, $V_{CE} = 5.0 \text{ Vdc}$)	2N5086 2N5087 2N5086 2N5087 2N5086 2N5087	h_{FE}	150 250 150 250 150 250	- - - - - -	500 800 - - - -	-
Collector-Emitter Saturation Voltage ($I_C = 10 \text{ mAdc}$, $I_B = 1.0 \text{ mAdc}$)		$V_{CE(sat)}$	-	-	0.3	Vdc
Base-Emitter On Voltage ($I_C = 1.0 \text{ mAdc}$, $V_{CE} = 5.0 \text{ Vdc}$)		$V_{BE(on)}$	-	-	0.85	Vdc

DYNAMIC CHARACTERISTICS

Current-Gain - Bandwidth Product ($I_C = 500 \text{ } \mu\text{Adc}$, $V_{CE} = 5.0 \text{ Vdc}$, $f = 20 \text{ MHz}$)	2N5086 2N5087	f_T	40 40	120 150	- -	MHz
Output Capacitance ($V_{CB} = 5.0 \text{ Vdc}$, $I_E = 0$, $f = 100 \text{ kHz}$)		C_{ob}	-	-	4.0	pF
Small-Signal Current Gain ($I_C = 1.0 \text{ mAdc}$, $V_{CE} = 5.0 \text{ Vdc}$, $f = 1.0 \text{ kHz}$)	2N5086 2N5087	h_{fe}	150 250	- -	600 900	-
Noise Figure ($I_C = 20 \text{ } \mu\text{Adc}$, $V_{CE} = 5.0 \text{ Vdc}$, $R_S = 10 \text{ k ohms}$, $f = 10 \text{ Hz to } 15.7 \text{ kHz}$) ($I_C = 100 \text{ } \mu\text{Adc}$, $V_{CE} = 5.0 \text{ Vdc}$, $R_S = 3.0 \text{ k ohms}$, $f = 1.0 \text{ kHz}$)	2N5086 2N5087 2N5086 2N5087	NF	- - - -	- - 1.2 1.0	3.0 2.0 3.0 2.0	dB


FIGURE 1 — FREQUENCY EFFECTS



NOISE FIGURE

$V_{CE} = 5.0 \text{ Vdc}$, $T_A = 25$

FIGURE 2 — SOURCE RESISTANCE EFFECTS



2N5086, 2N5087 (continued)

h PARAMETERS

$V_{CE} = 10 \text{ Vdc}$, $f = 1.0 \text{ kHz}$, $T_A = 25^\circ\text{C}$
(For Figures 3, 4, 5, 6, 8)

This group of graphs illustrates the relationship of the "h" parameters for this series of transistors. To obtain these curves, 4 units were selected and identified by number — the same units were used to develop curves on each graph.

FIGURE 3 — INPUT IMPEDANCE




FIGURE 4 — VOLTAGE FEEDBACK RATIO




FIGURE 5 — CURRENT GAIN




FIGURE 6 — OUTPUT ADMITTANCE




FIGURE 7 — EFFECT OF VOLTAGE





FIGURE 8 — DETERMINANT



2N5086, 2N5087 (continued)

FIGURE 9 — DC CURRENT GAIN




FIGURE 10 — COLLECTOR SATURATION REGION




FIGURE 11 — CURRENT GAIN — BANDWIDTH PRODUCT





FIGURE 12 — CAPACITANCES



2N5088 (SILICON)

2N5089

$V_{CE0} = 25-30 \text{ V}$

$I_C = 50 \text{ mA}$

$P_D = 310 \text{ mW}$



CASE 29 (1)
(TO-92)

NPN silicon annular transistors designed for low-level, low-noise amplifier applications.

MAXIMUM RATINGS

Rating	Symbol	2N5088	2N5089	Unit
Collector-Emitter Voltage	V_{CE0}	30	25	Vdc
Collector-Base Voltage	V_{CB}	35	30	Vdc
Emitter-Base Voltage	V_{EB}	4.5		Vdc
Collector Current	I_C	50		mAdc
Total Device Dissipation @ $T_A = 25^\circ \text{C}$ Derate above 25°C	P_D	310	2.81	mW mW/ $^\circ \text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +135		$^\circ \text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	θ_{JA}	0.357	$^\circ \text{C}/\text{mW}$

2N5088, 2N5089 (continued)

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Breakdown Voltage ($I_C = 1.0\text{ mAdc}$, $I_E = 0$)	BV_{CEO}	30 25	- -	- -	Vdc
Collector-Base Breakdown Voltage ($I_C = 100\ \mu\text{Adc}$, $I_E = 0$)	BV_{CBO}	35 30	- -	- -	Vdc
Collector Cutoff Current ($V_{CB} = 20\text{ Vdc}$, $I_E = 0$)	I_{CBO}	-	-	50	nAdc
($V_{CB} = 15\text{ Vdc}$, $I_E = 0$)		-	-	50	
Emitter Cutoff Current ($V_{EB(\text{off})} = 3.0\text{ Vdc}$, $I_C = 0$)	I_{EBO}	-	-	50	nAdc
($V_{EB(\text{off})} = 4.5\text{ Vdc}$, $I_C = 0$)		-	-	100	

ON CHARACTERISTICS

DC Current Gain ($I_C = 100\ \mu\text{Adc}$, $V_{CE} = 5.0\text{ Vdc}$)	h_{FE}	300 400	- -	900 1200	-
($I_C = 1.0\text{ mAdc}$, $V_{CE} = 5.0\text{ Vdc}$)		2N5088 2N5089	350 450	- -	- -
($I_C = 10\text{ mAdc}$, $V_{CE} = 5.0\text{ Vdc}$)		2N5088 2N5089	300 400	- -	- -
Collector-Emitter Saturation Voltage ($I_C = 10\text{ mAdc}$, $I_E = 1.0\text{ mAdc}$)	$V_{CE(\text{sat})}$	-	-	0.5	Vdc
Base-Emitter On Voltage ($I_C = 10\text{ mAdc}$, $V_{CE} = 5.0\text{ Vdc}$)	$V_{BE(\text{on})}$	-	-	0.8	Vdc

DYNAMIC CHARACTERISTICS

Current-Gain - Bandwidth Product ($I_C = 500\ \mu\text{Adc}$, $V_{CE} = 5.0\text{ Vdc}$, $f = 20\text{ MHz}$)	f_T	50	175	-	MHz
Collector-Base Capacitance ($V_{CB} = 5.0\text{ Vdc}$, $I_E = 0$, $f = 100\text{ kHz}$, emitter guarded)	C_{cb}	-	1.8	4.0	pF
Emitter-Base Capacitance ($V_{BE} = 0.5\text{ Vdc}$, $I_C = 0$, $f = 100\text{ kHz}$, collector guarded)	C_{eb}	-	4.0	10	pF
Small-Signal Current Gain ($I_C = 1.0\text{ mAdc}$, $V_{CE} = 5.0\text{ Vdc}$, $f = 1.0\text{ kHz}$)	h_{fe}	350 450	- -	1400 1800	-
Noise Figure ($I_C = 100\ \mu\text{Adc}$, $V_{CE} = 5.0\text{ Vdc}$, $R_S = 10\text{ k ohms}$, $f = 10\text{ Hz}$ to 15.7 kHz)	NF	-	-	3.0 2.0	dB

NOISE FIGURE

$V_{CE} = 5.0\text{ Vdc}$, $T_A = 25^\circ\text{C}$

FIGURE 1 — FREQUENCY EFFECTS





FIGURE 2 — SOURCE RESISTANCE EFFECTS



2N5088, 2N5089 (continued)

h PARAMETERS

$V_{CE} = 10$ Vdc, $f = 1.0$ kHz, $T_A = 25^\circ\text{C}$
(For Figures 3, 4, 5, 6, 8)

This group of graphs illustrates the relationship of the "h" parameters for this series of transistors. To obtain these curves, 4 units were selected and identified by number — the same units were used to develop curves on each graph.

FIGURE 3 — INPUT IMPEDANCE




FIGURE 5 — CURRENT GAIN




FIGURE 7 — EFFECT OF VOLTAGE




FIGURE 4 — VOLTAGE FEEDBACK RATIO




FIGURE 6 — OUTPUT ADMITTANCE





FIGURE 8 — DETERMINANT



2N5088, 2N5089 (continued)

FIGURE 9 — DC CURRENT GAIN




FIGURE 10 — COLLECTOR SATURATION REGION




FIGURE 11 — CURRENT GAIN — BANDWIDTH PRODUCT





FIGURE 12 — CAPACITANCE



AF239 (GERMANIUM)

$V_{CES} = 20 \text{ V}$
 $I_C = 10 \text{ mA}$
 $f_T = 720 \text{ MHz Typ}$



CASE 20
(TO-72)

Germanium high frequency transistor designed for use in UHF/RF amplifier and autodyne converter applications.

Active Elements Isolated From Case

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CES}	20	Vdc
Collector-Base Voltage	V_{CB}	20	Vdc
Emitter-Base Voltage	V_{EB}	0.3	Vdc
Collector Current – Continuous	I_C	10	mAdc
Total Device Dissipation @ $T_A = 25^\circ \text{C}$ Derate above 25°C	P_D	60 0.8	mW mW/ $^\circ \text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +100	$^\circ \text{C}$

AF239 (continued)

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Breakdown Voltage ($I_C = 8.0 \mu\text{A dc}$, $V_{BE} = 0$)	BV_{CES}	20	-	-	Vdc
Collector-Base Breakdown Voltage ($I_C = 8.0 \mu\text{A dc}$, $I_E = 0$)	BV_{CBO}	20	-	-	Vdc
Emitter-Base Breakdown Voltage ($I_E = 100 \mu\text{A dc}$, $I_C = 0$)	BV_{EBO}	0.3	-	-	Vdc

ON CHARACTERISTICS

DC Current Gain ($I_C = 1.5 \text{ mA dc}$, $V_{CE} = 12 \text{ V dc}$)	h_{FE}	15	50	-	-
---	----------	----	----	---	---


SMALL-SIGNAL CHARACTERISTICS

Current-Gain - Bandwidth Product ($I_C = 1.5 \text{ mA dc}$, $V_{CE} = 12 \text{ V dc}$, $f = 100 \text{ MHz}$)	f_T	600	720	-	MHz
Common-Emitter Reverse Transfer Capacitance ($V_{CE} = 12 \text{ V dc}$, $I_E = 0$, $f = 1.0 \text{ MHz}$)	C_{re}	-	0.23	0.30	pF
Collector-Base Time Constant ($I_E = 1.5 \text{ mA dc}$, $V_{CB} = 12 \text{ V dc}$, $f = 31.8 \text{ MHz}$)	$r_b' C_c$	-	2.0	5.0	ps
Noise Figure (Figure 1) ($I_C = 1.5 \text{ mA dc}$, $V_{CE} = 12 \text{ V dc}$, $R_S = 50 \text{ ohms}$, $f = 800 \text{ MHz}$)	NF	-	5.0	6.0	dB
Noise Figure (Figure 1) ($I_C = 1.5 \text{ mA dc}$, $V_{CE} = 12 \text{ V dc}$, $R_S = 50 \text{ ohms}$, $f = 860 \text{ MHz}$)	NF	-	-	6.7	dB

FUNCTIONAL TEST

Common-Base Amplifier Power Gain ($I_C = 1.5 \text{ mA dc}$, $V_{CE} = 12 \text{ V dc}$, $f = 800 \text{ MHz}$) (Figure 1)	G_{pb}	11.2	14	-	dB
Common-Base Amplifier Power Gain ($I_C = 1.5 \text{ mA dc}$, $V_{CE} = 12 \text{ V dc}$, $f = 860 \text{ MHz}$) (Figure 1)	G_{pb}	-	13.2	-	dB

FIGURE 1 — 800 MHz POWER GAIN AND NOISE FIGURE TEST CIRCUIT



AF239 (continued)

COMMON-BASE y PARAMETERS

$T_A = 25^\circ\text{C}$

FIGURE 2 — INPUT ADMITTANCE




FIGURE 3 — REVERSE TRANSFER ADMITTANCE




FIGURE 4 — FORWARD TRANSFER ADMITTANCE





FIGURE 5 — OUTPUT ADMITTANCE



AF239 (continued)

FIGURE 6 — CURRENT-GAIN-BANDWIDTH PRODUCT






FIGURE 7 — TYPICAL POWER GAIN AND NOISE FIGURE



MM4000 thru MM4003

$V_{CE0} = 100 \text{ to } 250 \text{ V}$
 $P_D = 0.6 \text{ to } 1.0 \text{ W}$

High-voltage PNP silicon annular transistors for use in general purpose, high-voltage applications.



Collector connected to case

CASE 79
(TO-39)

MAXIMUM RATINGS

Rating	Symbol	MM4000	MM4001	MM4002	MM4003	Unit
Collector-Emitter Voltage	V_{CE0}	100	150	200	250	Vdc
Collector-Base Voltage	V_{CB}	100	150	200	250	Vdc
Emitter-Base Voltage	V_{EB}	4.0	4.0	4.0	4.0	Vdc
Collector Current - Continuous	I_C	100	500	500	500	mA dc
Total Device Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	0.6 3.4	1.0 5.71	1.0 5.71	1.0 5.71	Watt mW/ $^\circ\text{C}$
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	3.0 17.2	5.0 28.6	5.0 28.6	5.0 28.6	Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200				$^\circ\text{C}$

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Breakdown Voltage* ($I_C = 10 \text{ mA dc}, I_B = 0$)	MM4000 MM4001 MM4002 MM4003	BV_{CE0}^*	100 150 200 250	- - - -	Vdc
Collector-Base Breakdown Voltage ($I_E = 0, I_C = 10 \mu\text{A dc}$)	MM4000 MM4001 MM4002 MM4003	BV_{CBO}	100 150 200 250	- - - -	Vdc
Emitter-Base Breakdown Voltage ($I_E = 100 \mu\text{A dc}, I_C = 0$)		BV_{EBO}	4.0	-	Vdc
Collector Cutoff Current ($V_{CB} = 50 \text{ V dc}, I_E = 0$) ($V_{CB} = 75 \text{ V dc}, I_E = 0$) ($V_{CB} = 150 \text{ V dc}, I_E = 0$)	MM4000 MM4001 MM4002, MM4003	I_{CBO}	- - -	1.0 1.0 5.0	$\mu\text{A dc}$

ON CHARACTERISTICS

DC Current Gain ($I_C = 10 \text{ mA dc}, V_{CE} = 10 \text{ V dc}$)*		h_{FE}	20	-	-
Collector-Emitter Saturation Voltage* ($I_C = 10 \text{ mA dc}, I_B = 1.0 \text{ mA dc}$)	MM4000, MM4001 MM4002, MM4003	$V_{CE(sat)}^*$	- -	0.6 5.0	Vdc

SMALL SIGNAL CHARACTERISTICS

Output Capacitance ($V_{CB} = 20 \text{ V dc}, I_E = 0, f = 100 \text{ kHz}$)	MM4000 MM4001 MM4002, MM4003	C_{ob}	- - -	6.0 10 20	pF
--	------------------------------------	----------	-------------	-----------------	----

* Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$

MM5000 (GERMANIUM)
MM5001
MM5002

$V_{CEO} = 15 \text{ V}$
 $I_C = 10 \text{ mA}$
 $P_D = 150 \text{ mW}$



Germanium high frequency transistors designed for use in low-noise, high-gain VHF/UHF amplifiers.

CASE 20
(TO-72)

Active Elements Isolated From Case

MAXIMUM RATINGS

Rating	Symbol	Value	Unit.
Collector-Emitter Voltage	V_{CEO}	15	Vdc
Collector-Base Voltage	V_{CB}	30	Vdc
Emitter-Base Voltage	V_{EB}	0.3	Vdc
Collector Current	I_C	10	mAdc
Total Device Dissipation @ $T_A = 25^\circ \text{C}$ Derate above 25°C	P_D	150 2.0	mW mW/ $^\circ \text{C}$
Operating & Storage Junction Temperature	T_J, T_{stg}	-65 to +100	$^\circ \text{C}$




FIGURE 1 — TEST CIRCUIT FOR POWER GAIN AND NOISE FIGURE

NOTES:

L_1 1/4 in. ID, 1/2 in. long, 4 turns #20 solid copper wire, center tapped.

T_1 1/4 in. ID, close wound, 3 turns #26 solid copper wire, 1:1 ratio bi-filler wound.

* High Quality piston type capacitor.

Distance from emitter of transistor to ground side of bypass capacitor should be kept minimal.

MM5000, MM5001, MM5002 (continued)

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristics	Symbol	Min	Typ	Max	Units
-----------------	--------	-----	-----	-----	-------

OFF CHARACTERISTICS

Collector-Emitter Breakdown Voltage ($I_C = 2.0 \text{ mA}$, $I_B = 0$)	BV_{CEO}	15	-	-	Vdc
Collector-Base Breakdown Voltage ($I_C = 100 \mu\text{A}$, $I_E = 0$)	BV_{CBO}	30	-	-	Vdc

ON CHARACTERISTICS

DC Current Gain ($I_C = 3.0 \text{ mA}$, $V_{CE} = 12 \text{ Vdc}$)	h_{FE}	30	-	-	-
---	----------	----	---	---	---

SMALL-SIGNAL CHARACTERISTICS


Current-Gain-Bandwidth Product ($I_C = 3.0 \text{ mA}$, $V_{CE} = 12 \text{ Vdc}$, $f = 100 \text{ MHz}$)	f_T	800	-	-	MHz
Collector-Base Capacitance ($V_{CB} = 12 \text{ Vdc}$, $I_E = 0$, $f = 100 \text{ kHz}$)	C_{cb}	-	0.4	0.6	pF
Collector-Base Time Constant ($I_E = 3.0 \text{ mA}$, $V_{CB} = 12 \text{ Vdc}$, $f = 31.8 \text{ MHz}$)	$r_b' C_c$				ps
		-	-	3.5	
		-	-	5.0	
		-	-	7.5	
Noise Figure (Figure 1) ($I_C = 3.0 \text{ mA}$, $V_{CE} = 12 \text{ Vdc}$, $R_S = 50 \text{ ohms}$, $f = 200 \text{ MHz}$)	NF				dB
		-	-	1.6	
		-	-	2.0	
		-	-	2.2	
Noise Figure ($I_C = 3.0 \text{ mA}$, $V_{CE} = 12 \text{ Vdc}$, $R_S = 50 \text{ ohms}$, $f = 450 \text{ MHz}$)	NF				dB
		-	3.5	-	

FUNCTIONAL TEST

Common-Emitter Amplifier Power Gain ($I_C = 3.0 \text{ mA}$, $V_{CE} = 12 \text{ Vdc}$, $f = 200 \text{ MHz}$) (Figure 1)	G_{pe}				dB
		24	-	-	
		22	-	-	
		20	-	-	
Common-Emitter Amplifier Power Gain ($I_C = 3.0 \text{ mA}$, $V_{CE} = 12 \text{ Vdc}$, $f = 450 \text{ MHz}$)	G_{pe}	-	16	-	dB

MPS 2369 (SILICON)

$V_{CEO} = 15 \text{ V min}$
 $V_{CE(sat)} = 0.25 \text{ V max}$
 $t_s = 13 \text{ ns max}$



NPN silicon annular transistors for high-speed low-current switching applications.

CASE 29 (1)
(TO-92)

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	15	Vdc
Collector-Emitter Voltage	V_{CES}	40	Vdc
Collector-Base Voltage	V_{CB}	40	Vdc
Emitter-Base Voltage	V_{EB}	4.5	Vdc
Collector Current-Peak	I_C	500	mA dc
Total Device Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	0.310 2.81	W mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +135	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	θ_{JA}	0.357	$^\circ\text{C}/\text{mW}$




FIGURE 1 — t_{on} CIRCUIT






FIGURE 2 — t_{off} CIRCUIT



MPS2369 (continued)

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Breakdown Voltage* ($I_C = 10 \text{ mAdc}$, $I_B = 0$)	BV_{CEO}^*	15	-	Vdc
Collector-Emitter Breakdown Voltage ($I_C = 10 \mu\text{A}$, $V_{BE} = 0$)	BV_{CES}	40	-	Vdc
Collector-Base Breakdown Voltage ($I_C = 10 \mu\text{A}$, $I_E = 0$)	BV_{CBO}	40	-	Vdc
Emitter-Base Breakdown Voltage ($I_E = 10 \mu\text{A}$, $I_C = 0$)	BV_{EBO}	4.5	-	Vdc
Collector Cutoff Current ($V_{CB} = 20 \text{ Vdc}$, $I_E = 0$) ($V_{CB} = 20 \text{ Vdc}$, $I_E = 0$, $T_A = 125^\circ\text{C}$)	I_{CBO}	-	0.4 30	μA

ON CHARACTERISTICS

DC Current Gain* ($I_C = 10 \text{ mAdc}$, $V_{CE} = 1.0 \text{ Vdc}$) ($I_C = 10 \text{ mAdc}$, $V_{CE} = 1.0 \text{ Vdc}$, $T_A = -55^\circ\text{C}$) ($I_C = 100 \text{ mAdc}$, $V_{CE} = 2.0 \text{ Vdc}$)	h_{FE}^*	40 20 20	120 - -	-
Collector-Emitter Saturation Voltage* ($I_C = 10 \text{ mAdc}$, $I_B = 1.0 \text{ mAdc}$)	$V_{CE(sat)}^*$	-	0.25	Vdc
Base-Emitter Saturation Voltage* ($I_C = 10 \text{ mAdc}$, $I_B = 1.0 \text{ mAdc}$)	$V_{BE(sat)}^*$	0.70	0.85	Vdc

SMALL SIGNAL CHARACTERISTICS


Output Capacitance ($V_{CB} = 5.0 \text{ Vdc}$, $I_E = 0$, $f = 140 \text{ kHz}$)	C_{ob}	-	4.0	pF
Small-Signal Current Gain ($I_C = 10 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$, $f = 100 \text{ MHz}$)	h_{fe}	5.0	-	-

SWITCHING CHARACTERISTICS

Turn-On Time ($V_{CC} = 3.0 \text{ Vdc}$, $V_{BE(off)} = 1.5 \text{ Vdc}$, $I_C = 10 \text{ mAdc}$, $I_{B1} = 3.0 \text{ mAdc}$) (Figure 1)	t_{on}	-	12	ns
Turn-Off Time ($V_{CC} = 3.0 \text{ Vdc}$, $I_C = 10 \text{ mAdc}$, $I_{B1} = 3.0 \text{ mAdc}$, $I_{B2} = 1.5 \text{ mAdc}$) (Figure 2)	t_{off}	-	18	ns
Storage Time ($I_{B1} = I_{B2} = I_C = 10 \text{ mAdc}$) (Figure 3)	t_s	-	13	ns

* Pulse Test: Pulse Width = 300 μs , Duty Cycle = 2%

FIGURE 3 — STORAGE TEST CIRCUIT



*Total shunt capacitance of test jig and connectors.

RF TRANSISTORS

**THE FOLLOWING TRANSISTORS
ARE INCLUDED IN THIS SECTION**

2N2857
2N3839
2N3127
JAN2N3127
2N4957
2N4958
2N4959
MPS3693
MPS3694

2N2857 (SILICON)

2N3839

$V_{CB} = 30 \text{ V}$

$P_{out} = 30 \text{ mW}$

$NF = 3.7 \text{ dB typ @ 450 MHz}$



NPN silicon annular small-signal amplifier transistors designed for high-gain, low-noise amplifiers, oscillators, and mixers.


CASE 20
(TO-72)

Active elements
isolated
from case

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	15	Vdc
Collector-Base Voltage	V_{CB}	30	Vdr
Emitter-Base Voltage	V_{EB}	2.5	Vdc
Collector Current	I_C	40	mA dc
Total Device Dissipation, $T_A = 25^\circ\text{C}$	P_D	200	mW
Derate above 25°C		1.14	mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200	$^\circ\text{C}$

FIGURE 1 — TEST CIRCUIT FOR NOISE FIGURE AND POWER GAIN



Capacitance values in pF

L1, L2 — Silver-plated brass rod, 1-1/2" long and 1/4" dia. Install at least 1/2" from nearest vertical chassis surface.

L3 — 1/2 turn #16 AWG wire, located 1/4" from and parallel to L2

* — External interlead shield to isolate collector lead from emitter and base leads.

Neutralization Procedure:

- (A) Connect 450-MHz signal generator (with $R_S = 50$ ohms) to input terminals of amplifier.
- (B) Connect 50-ohm RF voltmeter across output terminals of amplifier.
- (C) Apply V_{EE} , and with signal generator adjusted for 5 mV output from amplifier, tune C1, C3, and C4 for maximum output.
- (D) Interchange connections to signal generator and RF voltmeter.
- (E) With sufficient signal applied to output terminals of amplifier, adjust C2 for minimum indication at input.
- (F) Repeat steps (A), (B), and (C) to determine if retuning is necessary.

2N2857, 2N3839 (continued)

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ and case grounded unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Breakdown Voltage ($I_C = 3.0\text{ mAdc}$, $I_E = 0$)	BV_{CEO}	15	-	-	Vdc
Collector-Base Breakdown Voltage ($I_C = 1.0\text{ mAdc}$, $I_E = 0$)	BV_{CBO}	30	-	-	Vdc
Emitter-Base Breakdown Voltage ($I_E = 10\text{ mAdc}$, $I_C = 0$)	BV_{EBO}	2.5	-	-	Vdc
Collector Cutoff Current ($V_{CB} = 15\text{ Vdc}$, $I_E = 0$) ($V_{CB} = 15\text{ Vdc}$, $I_E = 0$, $T_A = 150^\circ\text{C}$)	I_{CBO}	-	-	0.01 1.0	$\mu\text{A dc}$

ON CHARACTERISTICS

DC Current Gain ($I_C = 3.0\text{ mAdc}$, $V_{CE} = 1.0\text{ Vdc}$)	h_{FE}	30	-	150	-
--	----------	----	---	-----	---

DYNAMIC CHARACTERISTICS

Current-Gain-Bandwidth Product ($I_C = 5.0\text{ mAdc}$, $V_{CE} = 6.0\text{ Vdc}$, $f = 100\text{ MHz}$)	f_T	1000	-	-	MHz
Collector-Base Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f = 0.1$ to 1.0 MHz , emitter and case guarded)	C_{cb}	-	-	1.0	pF
Small-Signal Current Gain ($I_C = 2.0\text{ mAdc}$, $V_{CE} = 6.0\text{ Vdc}$, $f = 1.0\text{ kHz}$)	h_{fe}	50	-	220	-
Collector-Base Time Constant ($I_E = 2.0\text{ mAdc}$, $V_{CB} = 6.0\text{ Vdc}$, $f = 31.9\text{ MHz}$)	$r_b' C_c$	-	-	15	ps
Noise Figure ($I_C = 1.5\text{ mAdc}$, $V_{CE} = 10\text{ Vdc}$, $R_S = 50\text{ ohms}$, $f = 450\text{ MHz}$)	NF	-	3.7†	4.5*	dB
		-	3.1†	3.4*	


FUNCTIONAL TEST

Common-Emitter Amplifier Power Gain ($I_C = 1.5\text{ mAdc}$, $V_{CE} = 6.0\text{ Vdc}$, $f = 450\text{ MHz}$, Figure 1)	G_{pe}	12.5	-	19	dB
Oscillator Power Output ($I_E = 12\text{ mAdc}$, $V_{CE} = 10\text{ Vdc}$, $f = 500\text{ MHz}$, Figure 2, fourth lead not connected)	P_{out}	30	-	-	mW

* Noise figure measurements include corrections for input-circuit losses and second-stage post-amplifier contributions per EIA-NEMA Standard #RS-311.

† Measured in circuit of Figure 1 with no corrections.

FIGURE 2 — TEST CIRCUIT FOR OSCILLATOR POWER OUTPUT



JAN 2N3127 (GERMANIUM)
 (MIL-S-19500/346 EL)

$V_{CEO} = 20 \text{ V}$
 $I_C = 50 \text{ mA}$
 $P_D = 100 \text{ mW}$



CASE 20
 (TO-72)

PNP germanium mesa transistors designed for industrial and commercial VHF/UHF amplifier applications, and qualified to meet the requirements of MIL-S-19500/346 EL.

Active Elements Isolated From Case

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	20	Vdc
Collector-Emitter Voltage	V_{CES}	25	Vdc
Collector-Base Voltage	V_{CB}	25	Vdc
Emitter-Base Voltage	V_{EB}	0.75	Vdc
Collector Current	I_C	50	mAdc
Total Device Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	100 1.33	mW mW/ $^\circ\text{C}$
Operating & Storage Junction Temperature	T_J, T_{stg}	-65 to +100	$^\circ\text{C}$

JAN 2N3127 (continued)

TABLE I — GROUP A INSPECTION ($T_A = 25^\circ\text{C}$ unless otherwise noted) (LTPD applies to JAN 2N3127 only)

Examination or Test	MIL-STD-750 Method	Symbol	Limits		Unit	LTPD
			Min	Max		
SUBGROUP 1						
Visual and Mechanical Examination	2071	—	—	—	—	10
SUBGROUP 2						
Collector-Base Breakdown Voltage ($I_C = 100 \mu\text{A dc}$, $I_E = 0$)	3001 Condition D	BV_{CBO}	25	—	Vdc	5
Collector-Emitter Breakdown Voltage ($I_C = 2 \text{ mA dc}$, $I_B = 0$)	3011 Condition D	BV_{CEO}	20	—	Vdc	
Collector-Emitter Breakdown Voltage ($I_C = 100 \mu\text{A dc}$, $V_{BE} = 0$)	3011 Condition C	BV_{CES}	25	—	Vdc	
Collector-Base Cutoff Current ($V_{CB} = 10 \text{ V dc}$, $I_E = 0$)	3036 Condition D	I_{CBO}	—	3	$\mu\text{A dc}$	
Emitter-Base Cutoff Current ($V_{BE} = 0.75 \text{ V dc}$, $I_C = 0$)	3061 Condition D	I_{EBO}	—	100	$\mu\text{A dc}$	
DC Current Gain ($I_C = 3 \text{ mA dc}$, $V_{CE} = 10 \text{ V dc}$)	3076	h_{FE}	20	100	—	
Base-Emitter Saturation Voltage ($I_C = 5 \text{ mA dc}$, $I_B = 1 \text{ mA dc}$)	3066 Condition A	$V_{BE(\text{sat})}$	—	0.6	Vdc	
Collector-Emitter Saturation Voltage ($I_C = 5 \text{ mA dc}$, $I_B = 1 \text{ mA dc}$)	3071	$V_{CE(\text{sat})}$	—	0.3	Vdc	
SUBGROUP 3						
Small-Signal Current Gain ($I_C = 3 \text{ mA dc}$, $V_{CE} = 10 \text{ V dc}$, $f = 1 \text{ kHz}$)	3206	h_{fe}	20	125	—	10
Current-Gain — Bandwidth Product ($I_C = 2 \text{ mA dc}$, $V_{CE} = 6 \text{ V dc}$, $f = 100 \text{ MHz}$)	3261	f_T	400	—	MHz	
Collector - Base Capacitance* ($V_{CB} = 10 \text{ V dc}$, $I_E = 0$, $f \geq 0.1 \leq 1.0 \text{ MHz}$)	3236	C_{cb}^*	—	1.2	pF	
SUBGROUP 4						
Collector-Base Cutoff Current ($V_{CB} = 10 \text{ V dc}$, $I_E = 0$, $T_A = 85^\circ\text{C}$)	3036 Condition D	I_{CBO}	—	50	$\mu\text{A dc}$	10
DC Current Gain † ($I_C = 3 \text{ mA dc}$, $V_{CE} = 10 \text{ V dc}$, $T_A = -55^{+0}_{-3} \text{ }^\circ\text{C}$)	3076	h_{FE}^\ddagger	7	—	—	
SUBGROUP 5						
Power Gain (Figure 1) ($I_C = 3 \text{ mA dc}$, $V_{CE} = 10 \text{ V dc}$, $R_S = 50 \text{ ohms}$, $f = 200 \text{ MHz}$)	3256	G_{pe}	17	25	dB	15
Noise Figure (Figure 1) ($I_C = 3 \text{ mA dc}$, $V_{CE} = 10 \text{ V dc}$, $R_S = 50 \text{ ohms}$, $f = 200 \text{ MHz}$)	3246	NF	—	5	dB	

STANDARD UNIT ONLY

Collector-Base Time Constant (Figure 2) ($I_C = 3 \text{ mA dc}$, $V_{CB} = 10 \text{ V dc}$, $f = 31.8 \text{ MHz}$)	$\tau_{b'C}$	1	12	ps	—
--	--------------	---	----	----	---

* Measured in a guarded circuit, such that the can capacitance is not included.

† Applies to JAN unit only.

JAN 2N3127 (continued)

TABLE II - GROUP B INSPECTION - JAN 2N3127 only ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Examination or Test	MIL-STD-750 Method	Symbol	Limits		Unit	LTPD
			Min	Max		
SUBGROUP 1						
Physical Dimensions	2066	—	—	—	—	20
SUBGROUP 2						
Solderability (Omit aging)	2026	—	—	—	—	15
Temperature Cycling ($T_{\text{high}} = 100 \pm 3^\circ\text{C}$)	1051 Condition B	—	—	—	—	
Thermal Shock (Glass Strain)	1056 Condition A	—	—	—	—	
Seal (Leak Rate)**	** Condition C, Procedure IIIa, Condition B for Gross Leaks	—	—	10^{-7}	atm cc/s	
Moisture Resistance	1021	—	—	—	—	
End-Point Tests: (Subgroups 2, 3)						
Collector-Base Cutoff Current ($V_{\text{CB}} = 10 \text{ Vdc}$)	3036 Condition D	I_{CBO}	—	3	μAdc	
DC Current Gain ($I_{\text{C}} = 3 \text{ mAdc}$, $V_{\text{CE}} = 10 \text{ Vdc}$)	3076	h_{FE}	20	100	—	
SUBGROUP 3						
Shock (Non-operating; 1500 G; 5 blows of 0.5 ms each in Orientations X_1 , Y_1 , Y_2 , and Z_1 (total = 20 blows)	2016	—	—	—	—	15
Vibration Fatigue (Non-operating; 20G)	2046	—	—	—	—	
Vibration, Variable Frequency	2056	—	—	—	—	
Constant Acceleration (Centrifugal) (20,000G, Orientations X_1 , Y_1 , Y_2 , and Z_1)	2006	—	—	—	—	
End-Point Tests: Same as Subgroup 2						
SUBGROUP 4						
Lead Fatigue	2036 Condition E	—	—	—	—	15
SUBGROUP 5						
High-Temperature Life (Non-operating) ($T_{\text{stg}} = 100^\circ\text{C}$)	1031	—	—	—	—	$\lambda = 15$
End-Point Tests: (Subgroups 5, 6)						
Collector-Base Cutoff Current ($V_{\text{CB}} = 10 \text{ Vdc}$, $I_{\text{E}} = 0$)	3036 Condition D	I_{CBO}	—	6	μAdc	
DC Current Gain ($I_{\text{C}} = 3 \text{ mAdc}$, $V_{\text{CE}} = 10 \text{ Vdc}$)	3076	h_{FE}	17	125	—	
SUBGROUP 6						
Steady State Operation Life ($I_{\text{C}} = 10 \text{ mAdc}$, $V_{\text{CB}} = 10 \text{ Vdc}$)	1026	—	—	—	—	$\lambda = 15$
End-Point Tests: Same as Subgroup 5						

**Per Method 112 of MIL-STD-202

JAN 2N3127 (continued)

TABLE III — GROUP C INSPECTION† — JAN 2N3127 only ($T_c = 25^\circ\text{C}$ unless otherwise noted)

Examination or Test	MIL-STD-750 Method	Symbol	Limits		Unit	LTPD
			Min	Max		
SUBGROUP 1						
Collector-Base Time Constant (Figure 2) ($I_C = 3 \text{ mA dc}$, $V_{CB} = 10 \text{ V dc}$, $f = 31.8 \text{ MHz}$)		$r_b' C_C$	—	12	ps	} 20
Salt Atmosphere (Corrosion)	1041	—	—	—	—	
End-Point Tests:						
Collector-Base Cutoff Current ($V_{CB} = 10 \text{ V dc}$, $I_E = 0$)	3036 Condition D	I_{CBO}	-	3	$\mu\text{A dc}$	
DC Current Gain ($I_C = 3 \text{ mA dc}$, $V_{CE} = 10 \text{ V dc}$)	3076	h_{FE}	20	100	—	
SUBGROUP 2						
Output Conductance ($I_C = 2 \text{ mA dc}$, $V_{CE} = 6 \text{ V dc}$, $f = 30 \text{ MHz}$)	3216	$\text{Re}(h_{oe})$	1.0	3.5	mmhos	} 10
Input Conductance ($I_C = 2 \text{ mA dc}$, $V_{CE} = 6 \text{ V dc}$, $f = 30 \text{ MHz}$)	3221	$\text{Re}(y_{ie})$	1.25	5.0	mmhos	

† Group C tests shall be performed on the initial lot and every six months thereafter.

FIGURE 1 — TEST CIRCUIT FOR POWER GAIN AND NOISE FIGURE





FIGURE 2 — TEST CIRCUIT FOR COLLECTOR-BASE TIME CONSTANT



† NOTE: $E_{sw} = 0.5 \text{ V}$ measured at set point.
 $r_b' C_C = E_{sw} (\text{in mV}) \times 10$

2N4957 (SILICON)

2N4958

2N4959

$V_{CEO} = 30 \text{ V}$
 $I_C = 30 \text{ mA}$
 $P_D = 200 \text{ mW}$



CASE 20
(TO-72)


PNP silicon annular small-signal RF transistor designed for high-gain, low-noise amplifier, oscillator, and mixer applications.

Active Elements Isolated From Case

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	30	Vdc
Collector-Base Voltage	V_{CB}	30	Vdc
Emitter-Base Voltage	V_{EB}	3.0	Vdc
Collector Current — Continuous	I_C	30	mAdc
Total Device Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	200 1.14	mWatt mW/ $^\circ\text{C}$
Operating Junction & Storage Temperature Range	T_J, T_{stg}	-65 to +200	$^\circ\text{C}$

TYPICAL NOISE FIGURE vs. FREQUENCY (2N4957)



2N4957, 2N4958, 2N4959 (continued)

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Collector-Emitter Breakdown Voltage (I _C = 1.0 mA, I _B = 0)	BV _{CEO}	30	-	-	Vdc
Collector-Base Breakdown Voltage (I _C = 100 μA, I _E = 0)	BV _{CBO}	30	-	-	Vdc
Emitter-Base Breakdown Voltage (I _E = 100 μA, I _C = 0)	BV _{EBO}	3.0	-	-	Vdc
Collector Cutoff Current (V _{CB} = 20 Vdc, I _E = 0) (V _{CB} = 20 Vdc, I _A = 150°C)	I _{CBO}	-	-	0.1 100	μA

ON CHARACTERISTICS

DC Current Gain (I _C = 2.0 mA, V _{CE} = 10 Vdc)	h _{FE}	20	40	-	-
--	-----------------	----	----	---	---


DYNAMIC CHARACTERISTICS

Current-Gain — Bandwidth Product (I _E = 2.0 mA, V _{CE} = 10 Vdc, f = 100 MHz)	2N4957 2N4958, 2N4959	f _T	1200 1000	1600 1500	- -	MHz
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f = 100 kHz)		C _{cb}	-	0.4	0.8	pF
Collector-Base Time Constant (I _E = 2.0 mA, V _{CB} = 10 Vdc, f = 63.6 MHz)		r _b 'C _C	-	-	8.0	ps
Noise Figure (I _C = 2.0 mA, V _{CE} = 10 Vdc, f = 450 MHz) Fig. 1	2N4957 2N4958 2N4959	NF	-	2.6 2.9 3.2	3.0 3.3 3.8	dB
(I _C = 2.0 mA, V _{CE} = 10 Vdc, R _G = 50 ohms, f = 1.0 GHz)	2N4957		-	5.0	-	

FUNCTIONAL TESTS

Common-Emitter Amplifier Power Gain (V _{CE} = 10 Vdc, I _C = 2.0 mA, f = 450 MHz)	2N4957 2N4958 2N4959	G _{pe}	17 16 15	- - -	- - -	dB
(V _{CE} = 10 Vdc, I _C = 2.0 mA, R _G = 50 ohms, f = 1.0 GHz)	2N4957		-	13	-	

FIGURE 1 — NOISE FIGURE AND POWER GAIN TEST CIRCUIT



- * Button type capacitors
 - ** Variable air piston type capacitors
1. L1 — silver plated brass bar, 1.0 in. lg by 0.25 in. od
 2. L2 — silver plated brass bar, 1.5 in. lg by 0.25 in. od. Tap is 0.25 in. from collector
 3. L3 — ½ turn of AWG #16 wire 0.25 in. from and parallel to L2
 4. The noise source is a hot-cold body (AII type 70 or equivalent) with a test receiver (AII type 136 or equivalent).

2N4957, 2N4958, 2N4959 (continued)

COMMON EMITTER Y PARAMETER VARIATIONS

Y PARAMETERS VS FREQUENCY

$V_{CE} = 10 \text{ Vdc}$
 $I_C = 2.0 \text{ mAdc}$

Y PARAMETERS VS CURRENT

$V_{CE} = 10 \text{ Vdc}$ ——— $V_{CE} = 15 \text{ Vdc}$ - - -
 $f = 450 \text{ MHz}$

FIGURE 2 — INPUT ADMITTANCE




FIGURE 3 — FORWARD TRANSFER ADMITTANCE




FIGURE 4 — OUTPUT ADMITTANCE




FIGURE 5 — REVERSE TRANSFER ADMITTANCE




FIGURE 6 — INPUT ADMITTANCE




FIGURE 7 — FORWARD TRANSFER ADMITTANCE




FIGURE 8 — OUTPUT ADMITTANCE





FIGURE 9 — REVERSE TRANSFER ADMITTANCE



2N4957, 2N4958, 2N4959 (continued)

COMMON BASE Y PARAMETER VARIATIONS

Y PARAMETERS versus FREQUENCY

$V_{CB} = 10 \text{ Vdc}$

$I_C = 2.0 \text{ mAdc}$

Y PARAMETERS versus CURRENT

$V_{CB} = 10 \text{ Vdc}$ ———

$V_{CB} = 15 \text{ Vdc}$ - - -

$f = 450 \text{ MHz}$

FIGURE 10 — INPUT ADMITTANCE




FIGURE 11 — FORWARD TRANSFER ADMITTANCE




FIGURE 12 — OUTPUT ADMITTANCE





FIGURE 13 — REVERSE TRANSFER ADMITTANCE



f, FREQUENCY (MHz)

FIGURE 14 — INPUT ADMITTANCE




FIGURE 15 — FORWARD TRANSFER ADMITTANCE




FIGURE 16 — OUTPUT ADMITTANCE





FIGURE 17 — REVERSE TRANSFER ADMITTANCE



I_c , COLLECTOR CURRENT (mA)

MPS3693 (SILICON)
MPS3694

V_{CEO} = 45 V
P_D = 310 mW



CASE 29 (2)
(TO-92)

NPN silicon annular amplifier transistors designed for general purpose RF amplifier applications in the frequency range of up to 50 MHz. These devices are particularly well suited for use in AM/FM receivers.

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V _{CEO}	45	Vdc
Collector-Base Voltage	V _{CB}	45	Vdc
Emitter-Base Voltage	V _{EB}	4.0	Vdc
Total Device Dissipation @ T _A = 25° C Derate above 25° C	P _D	310 2.81	mW mW/° C
Operating and Storage Junction Temperature Range	T _J , T _{stg}	-55 to +135	° C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	θ _{JA}	0.357	° C/mW

ELECTRICAL CHARACTERISTICS (T_A = 25° C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Sustaining Voltage* (I _C = 10 mA _{dc} , I _B = 0)	BV _{CEO(sus)*}	45	-	-	Vdc
Collector-Base Breakdown Voltage (I _C = 100 μA _{dc} , I _E = 0)	BV _{CBO}	45	-	-	Vdc
Emitter-Base Breakdown Voltage (I _E = 10 μA _{dc} , I _C = 0)	BV _{EBO}	4.0	-	-	Vdc
Collector Cutoff Current (V _{CB} = 35 Vdc, I _E = 0)	I _{CBO}	-	-	50	nA _{dc}
(V _{CB} = 35 Vdc, I _E = 0, T _A = 85° C)		-	-	5.0	μA _{dc}

ON CHARACTERISTICS

DC Current Gain (I _C = 10 mA _{dc} , V _{CE} = 10 Vdc)	h _{FE}	40 100	-	160 400	-
MPS3693					
MPS3694					

DYNAMIC CHARACTERISTICS

Current-Gain - Bandwidth Product (I _C = 10 mA _{dc} , V _{CE} = 15 Vdc, f = 100 MHz)	f _T	200	-	-	MHz
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f = 100 kHz)	C _{ob}	-	-	3.5	pF
Collector-Base Time Constant (I _E = 10 mA _{dc} , V _{CB} = 15 Vdc, f = 31.8 MHz)	r' _b C _c	-	-	55	ps
Noise Figure (I _C = 3.0 mA _{dc} , V _{CE} = 10 Vdc, R _S = 300 ohms, f = 1.0 MHz)	NF	-	4.0	-	dB

*Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 1.0%.

FIELD-EFFECT TRANSISTORS

**THE FOLLOWING FIELD-EFFECT TRANSISTORS
ARE INCLUDED IN THIS SECTION**


2N3796

2N3797

MPF 102

2N3796 (SILICON)
2N3797

$V_{DS} = 20-25 \text{ V}$
 $|Y_{fs}| = 900-1500 \mu\text{mhos (min)}$
 $P_D = 200 \text{ mW}$



Silicon n-channel MOS field-effect transistor designed for low-power applications in the audio frequency range.

CASE 22
(TO-18)

MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-Source Voltage 2N3796 2N3797	V_{DS}	25 20	Vdc
Gate-Source Voltage	V_{GS}	± 10	Vdc
Drain Current	I_D	20	mAdc
Power Dissipation at $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	200 1.14	mW mW/ $^\circ\text{C}$
Operating Junction Temperature	T_J	+200	$^\circ\text{C}$
Storage Temperature	T_{stg}	-65 to +200	$^\circ\text{C}$

HANDLING CONSIDERATIONS:

MOS field-effect transistors, due to their extremely high input resistance, are subject to potential damage by the accumulation of excess static charge. To avoid possible damage to the devices while handling, testing, or in actual operation, the following procedure should be followed:

1. The leads of the devices should remain wrapped in the shipping lead washer or foil except when being tested or in actual operation to avoid the build-up of static charge.
2. Avoid unnecessary handling; when handled, the devices should be picked up by the can instead of the leads.
3. The devices should not be inserted or removed from circuits with the power on as transient voltages may cause permanent damage to the devices.

2N3796, 2N3797 (continued)

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Drain-Source Breakdown Voltage ($V_{GS} = -4.0\text{ V}$, $I_D = 5.0\ \mu\text{A}$) ($V_{GS} = -7.0\text{ V}$, $I_D = 5.0\ \mu\text{A}$)	BV_{DSX}	25 20	30 25	— —	Vdc
Zero-Gate-Voltage Drain Current ($V_{DS} = 10\text{ V}$, $V_{GS} = 0$)	I_{DSS}	0.5 2.0	1.5 2.9	3.0 6.0	mAdc
Gate-Source Voltage Cutoff ($I_D = 0.5\ \mu\text{A}$, $V_{DS} = 10\text{ V}$) ($I_D = 2.0\ \mu\text{A}$, $V_{DS} = 10\text{ V}$)	$V_{GS(off)}$	— —	-3.0 -5.0	-4.0 -7.0	Vdc
"On" Drain Current ($V_{DS} = 10\text{ V}$, $V_{GS} = +3.5\text{ V}$)	$I_{D(on)}$	7.0 9.0	8.3 14	14 18	mAdc
Drain-Gate Reverse Current* ($V_{DG} = 10\text{ V}$, $I_S = 0$)	I_{DGO}^*	—	—	1.0	pAdc
Gate-Reverse Current* ($V_{GS} = -10\text{ V}$, $V_{DS} = 0$) ($V_{GS} = -10\text{ V}$, $V_{DS} = 0$, $T_A = 150^\circ\text{C}$)	I_{GSS}^*	— —	— —	1.0 200	pAdc
Small-Signal, Common-Source Forward Transfer Admittance ($V_{DS} = 10\text{ V}$, $V_{GS} = 0$, $f = 1.0\text{ kHz}$) ($V_{DS} = 10\text{ V}$, $V_{GS} = 0$, $f = 1.0\text{ MHz}$)	$ y_{fs} $	900 1500 900 1500	1200 2300 — —	1800 3000 — —	μmhos
Small-Signal, Common-Source, Output Admittance ($V_{DS} = 10\text{ V}$, $V_{GS} = 0$, $f = 1.0\text{ kHz}$)	$ y_{os} $	— —	12 27	25 60	μmhos
Small-Signal, Common-Source, Input Capacitance ($V_{DS} = 10\text{ V}$, $V_{GS} = 0$, $f = 1.0\text{ MHz}$)	C_{iss}	— —	5.0 6.0	7.0 8.0	pF
Small-Signal, Common-Source, Reverse Transfer Capacitance ($V_{DS} = 10\text{ V}$, $V_{GS} = 0$, $f = 1.0\text{ MHz}$)	C_{rss}	—	0.5	0.8	pF
Noise Figure ($V_{DS} = 10\text{ V}$, $V_{GS} = 0$, $f = 1.0\text{ kHz}$, $R_S = 3\text{ megohms}$)	NF	—	3.8	—	dB

* This value of current includes both the FET leakage current as well as the leakage current associated with the test socket and fixture when measured under best attainable conditions.

2N3796, 2N3797 (continued)

TYPICAL DRAIN CHARACTERISTICS

FIGURE 1 — 2N3796





FIGURE 2 — 2N3797



COMMON SOURCE TRANSFER CHARACTERISTICS

FIGURE 3 — 2N3796





FIGURE 4 — 2N3797



2N3796, 2N3797 (continued)

FIGURE 5 — FORWARD TRANSFER ADMITTANCE




FIGURE 6 — AMPLIFICATION FACTOR




FIGURE 7 — OUTPUT ADMITTANCE






FIGURE 8 — NOISE FIGURE



MPF 102

$V_{DS} = 25 \text{ V}$
 $|Y_{fs}| = 1600 \mu\text{mhos}$
 $P_D = 200 \text{ mW}$

Silicon n-channel junction field-effect transistor
 designed for VHF amplifier and mixer applications.



CASE 29 (5)
(TO-92)

**Drain and Source
 may be interchanged**

MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$)

Rating	Symbol	Value	Unit
Drain-Source Voltage	V_{DS}	25	Vdc
Drain-Gate Voltage	V_{DG}	25	Vdc
Gate-Source Voltage	V_{GS}	-25	Vdc
Gate Current	I_G	10	mAdc
Total Device Dissipation Derate above 25°C	P_D	200 2	mW mW/ $^\circ\text{C}$
Operating Junction Temperature	T_J	125	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-65 to +150	$^\circ\text{C}$

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Gate-Source Breakdown Voltage ($I_G = -10 \mu\text{Adc}$, $V_{DS} = 0$)	BV_{GSS}	-25	—	Vdc
Gate Reverse Current ($V_{GS} = -15 \text{ Vdc}$, $V_{DS} = 0$) ($V_{GS} = -15 \text{ Vdc}$, $V_{DS} = 0$, $T_A = 100^\circ\text{C}$)	I_{GSS}	— —	-2.0 -2.0	nAdc μAdc
Gate-Source Cutoff Voltage ($V_{DS} = 15 \text{ Vdc}$, $I_D = 2.0 \text{ nAdc}$)	$V_{GS(\text{off})}$	—	-8	Vdc
Gate-Source Voltage ($V_{DS} = 15 \text{ Vdc}$, $I_D = 0.2 \text{ mAdc}$)	V_{GS}	-0.5	-7.5	Vdc

ON CHARACTERISTICS

Zero-Gate-Voltage Drain Current* ($V_{DS} = 15 \text{ Vdc}$, $V_{GS} = 0 \text{ Vdc}$)	I_{DSS}^*	2	20	mAdc
--	-------------	---	----	------

DYNAMIC CHARACTERISTICS

Forward Transfer Admittance* ($V_{DS} = 15 \text{ Vcc}$, $V_{GS} = 0$, $f = 1 \text{ kHz}$)	$ Y_{fs} ^*$	2000	7500	μmhos
Input Capacitance ($V_{DS} = 15 \text{ Vcc}$, $V_{GS} = 0$, $f = 1 \text{ MHz}$)	C_{iss}	—	7	pF
Reverse Transfer Capacitance ($V_{DS} = 15 \text{ Vcc}$, $V_{GS} = 0$, $f = 1 \text{ MHz}$)	C_{rss}	—	3	pF
Forward Transfer Admittance ($V_{DS} = 15 \text{ Vdc}$, $V_{GS} = 0$, $f = 100 \text{ MHz}$)	$ Y_{fs} $	1600	—	μmhos
Input Conductance ($V_{DS} = 15 \text{ Vdc}$, $V_{GS} = 0$, $f = 100 \text{ MHz}$)	$\text{Re}(y_{is})$	—	600	μmhos
Output Conductance ($V_{DS} = 15 \text{ Vdc}$, $V_{GS} = 0$, $f = 100 \text{ MHz}$)	$\text{Re}(y_{os})$	—	200	μmhos

*Pulse Test: Pulse Width $\leq 630 \text{ ms}$; Duty Cycle $\leq 10\%$

MULTIPLE AND SPECIAL DEVICES

Low-current
germanium rectifiers

1N91

1N92

1N93

THE FOLLOWING MULTIPLE DEVICES ARE INCLUDED IN THIS SECTION

2N2652	2N3800
2N2652A	thru
2N2720	2N3817
2N2721	JAN2N3810
2N2722	JAN2N3811
2N2723	2N3838
2N2724	2N4937
2N2725	2N4938
2N2785	2N4939
2N3423	2N4940
2N3424	2N4941
2N3425	2N4942
2N3515	2N4974
2N3518	2N4975

Special Devices

MRD200

MRD300


MPZ5-16

MPZ5-32

MPZ5-180

1N91 thru 1N93

$I_O = 1.0 \text{ A}$
 $V_R = 100 - 300 \text{ V}$



CASE 52
(DO-13)

Low-current germanium rectifiers for applications requiring extremely low forward voltage drop, low power dissipation, and high rectification efficiency, such as biasing and battery charging circuits.

MAXIMUM RATINGS*

Ratings and Conditions	Symbol	1N91	1N92	1N93	Units
Peak Repetitive Reverse Voltage (Rated I_O , $T_A \leq 55^\circ\text{C}$, see Figure 2)	$V_{RM(rep)}$	100	200	300	Volts
DC Blocking Voltage $T_A \leq 80^\circ\text{C}$ $T_A \geq 80^\circ\text{C}$	V_R	100	200	300	Volts
		Derate V_R 6.7%/°C above 80°C			
Average Rectified Forward Current (Single Phase, Resistive Load, 60 Hz) $T_A = 55^\circ\text{C}$, 100% V_{RM} $T_A = 75^\circ\text{C}$, 50% V_{RM}	I_O	← 1.0 →			Amperes
		← 0.25 →			
Non-Repetitive Peak Surge Current (Surge Applied at Rated Load Conditions, see Figure 4)	$I_{FM(surge)}$	← 30 →			Amperes
Operating Junction Temperature Range	T_J	-65 to +95			°C
Storage Temperature Range	T_{stg}	-65 to +125			°C

THERMAL CHARACTERISTICS (ALL TYPES)

Characteristic	Symbol	Max Limit	Unit
Thermal Resistance, Junction to Ambient 1 inch Leads 1/4 inch Leads	θ_{JA}	100	°C/W
		70	

ELECTRICAL CHARACTERISTICS (ALL TYPES)

Characteristic	Symbol	Max Limit	Unit
Peak Forward Voltage Drop ($I_F = 150 \text{ mA dc}$, $T_A = 25^\circ\text{C}$, see Figure 1)	V_F	0.45	Volts
DC Reverse Current (Rated V_R , $T_A = 25^\circ\text{C}$, see Figure 3)	I_R	0.22	mA

* These ratings and characteristics as specified may surpass those specified in the original JEDEC registration for these device types.

1N91 thru 1N93 (continued)

FIGURE 1 — FORWARD CHARACTERISTICS




FIGURE 2 — MAXIMUM CURRENT RATINGS




FIGURE 3 — TYPICAL REVERSE CHARACTERISTICS






FIGURE 4 — MAXIMUM SURGE CURRENT




2N2652 (SILICON)
2N2652A

$V_{CEO} = 60 \text{ V}$
 $I_C = 500 \text{ mA}$
 $P_D = 300 \text{ mW}$ one side
 600 mW both sides



Dual NPN silicon transistors for use as a differential amplifier.



CASE 32 A

Pin Connections, Bottom View
 All Leads Electrically Isolated from Case

MAXIMUM RATINGS (each side)

Rating	Symbol	Value		Unit
Collector-Emitter Voltage	V_{CEO}	60		Vdc
Collector-Base Voltage	V_{CB}	100		Vdc
Emitter-Base Voltage	V_{EB}	7.0		Vdc
Collector Current	I_C	500		mAdc
Operating Junction Temperature Range	T_J	-65 to +200		°C
Storage Temperature Range	T_{stg}	-65 to +300		°C
Total Device Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	One Side	Both Sides	Watt mW/°C
		0.3 1.72	0.6 3.43	
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ $T_C = 100^\circ\text{C}$ Derate above 25°C	P_D	1.0	2.0	Watts
		0.57	1.14	Watt
		5.7	11.4	mW/°C

2N2652, 2N2652A (continued)

ELECTRICAL CHARACTERISTICS (each side) ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
Collector-Emitter Breakdown Voltage* ($I_C = 20\text{ mAdc}$, $I_B = 0$)	BV_{CEO}^*	60	-	Vdc	
Collector-Base Breakdown Voltage ($I_C = 100\ \mu\text{Adc}$, $I_E = 0$)	BV_{CBO}	100	-	Vdc	
Emitter-Base Breakdown Voltage ($I_E = 100\ \mu\text{Adc}$, $I_C = 0$)	BV_{EBO}	7.0	-	Vdc	
Collector Cutoff Current ($V_{CB} = 50\text{ Vdc}$, $I_E = 0$)	I_{CBO}	2N2652	-	0.010	μAdc
		2N2652A	-	0.002	
($V_{CB} = 50\text{ Vdc}$, $I_E = 0$, $T_A = 150^\circ\text{C}$)		2N2652	-	15	
		2N2652A	-	10	
Emitter Cutoff Current ($V_{BE} = 5.0\text{ Vdc}$, $I_C = 0$)	I_{EBO}	2N2652	-	0.010	μAdc
		2N2652A	-	0.002	

ON CHARACTERISTICS

DC Current Gain ($I_C = 100\ \mu\text{Adc}$, $V_{CE} = 5.0\text{ Vdc}$)	h_{FE}	35	-	-
($I_C = 1.0\text{ mAdc}$, $V_{CE} = 5.0\text{ Vdc}$)		50	200	
($I_C = 1.0\text{ mAdc}$, $V_{CE} = 5.0\text{ Vdc}$, $T_A = -55^\circ\text{C}$)		15	-	
Collector-Emitter Saturation Voltage ($I_C = 50\text{ mAdc}$, $I_B = 5.0\text{ mAdc}$)	$V_{CE(\text{sat})}$	-	1.2	Vdc
Base-Emitter Saturation Voltage ($I_C = 50\text{ mAdc}$, $I_B = 5.0\text{ mAdc}$)	$V_{BE(\text{sat})}$	-	0.9	Vdc

SMALL-SIGNAL CHARACTERISTICS

Current-Gain-Bandwidth Product ($I_C = 50\text{ mAdc}$, $V_{CE} = 10\text{ Vdc}$, $f = 20\text{ MHz}$)	f_T	60	-	MHz
Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f = 1.0\text{ MHz}$)	C_{ob}	-	15	pF
Input Capacitance ($V_{BE} = 0$, 0.5 Vdc , $I_C = 0$, $f = 1.0\text{ MHz}$)	C_{ib}	-	85	pF
Input Impedance ($I_C = 1.0\text{ mAdc}$, $V_{CE} = 5.0\text{ Vdc}$, $f = 1.0\text{ kHz}$)	h_{ie}	1.0	10.5	k ohms
Input Impedance ($I_C = 1.0\text{ mAdc}$, $V_{CB} = 5.0\text{ Vdc}$, $f = 1.0\text{ kHz}$)	h_{ib}	20	35	ohms
Small-Signal Current Gain ($I_C = 1.0\text{ mAdc}$, $V_{CE} = 5.0\text{ Vdc}$, $f = 1.0\text{ kHz}$)	h_{fe}	50	300	-
Output Admittance ($I_C = 1.0\text{ mAdc}$, $V_{CE} = 5.0\text{ Vdc}$, $f = 1.0\text{ kHz}$)	h_{oe}	4.0	50	μmhos
Noise Figure ($I_C = 0.3\text{ mAdc}$, $V_{CE} = 10\text{ Vdc}$, $R_S = 510\text{ ohms}$, B. W. = 1.0 Hz , $f = 1.0\text{ kHz}$)	NF	-	8.0	dB

MATCHING CHARACTERISTICS

DC Current Gain Ratio** ($I_C = 100\ \mu\text{Adc}$, $V_{CE} = 5.0\text{ Vdc}$)	2N2652 2N2652A	h_{FE1}/h_{FE2}^{**}	0.85	1.0	-
			0.9	1.0	
($I_C = 1.0\text{ mAdc}$, $V_{CE} = 5.0\text{ Vdc}$)	2N2652 2N2652A		0.85	1.0	
			0.9	1.0	
Base Voltage Differential ($I_C = 100\ \mu\text{Adc}$, $V_{CE} = 5.0\text{ Vdc}$)	$ V_{BE1} - V_{BE2} $	-	3.0	mVdc	
($I_C = 1.0\text{ mAdc}$, $V_{CE} = 5.0\text{ Vdc}$)		-	3.0		
Base Voltage Differential Gradient ($I_C = 100\ \mu\text{Adc}$, $V_{CE} = 5.0\text{ Vdc}$, $T_A = -55\text{ to }+125^\circ\text{C}$)	$\left \frac{\Delta V_{BE1} - V_{BE2}}{\Delta T_A} \right $	-	10	$\mu\text{V}/^\circ\text{C}$	

* Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$

** The lowest of the two h_{FE} readings is taken as h_{FE1} for the purpose of measurement.


2N2720 (SILICON)

2N2721

$V_{CEO} = 60 \text{ V}$


$I_C = 40 \text{ mA}$

$P_D = 300 \text{ mW one side}$
 $600 \text{ mW both sides}$



CASE 32A

Dual NPN silicon transistors for small-signal, low-power differential amplifier applications.



Pin Connections Bottom View
 All Leads Electrically Isolated from Case

MAXIMUM RATINGS (each side) ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit	
Collector-Emitter Voltage	V_{CEO}	60	Vdc	
Collector-Base Voltage	V_{CB}	80	Vdc	
Emitter-Base Voltage	V_{EB}	6.0	Vdc	
Collector Current	I_C	40	mA dc	
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200	$^\circ\text{C}$	
Total Device Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	One Side	Both Sides	Watt mW/ $^\circ\text{C}$
		0.3 1.71	0.6 3.4	
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	0.6 3.4	1.2 6.8	Watts mW/ $^\circ\text{C}$

2N2720, 2N2721 (continued)

ELECTRICAL CHARACTERISTICS (each side) ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Breakdown Voltage* ($I_C = 10\text{ mAdc}$, $I_B = 0$)	V_{CE0}^*	60	-	Vdc
Collector Cutoff Current ($V_{CE} = 5.0\text{ Vdc}$, $I_B = 0$)	I_{CEO}	-	10	nAdc
Collector Cutoff Current ($V_C = 60\text{ Vdc}$, $I_E = 0$) ($V_{CB} = 60\text{ Vdc}$, $I_E = 0$, $T_A = 150^\circ\text{C}$)	I_{CBO}	-	0.01 10	μAdc
Emitter Cutoff Current ($V_{EB} = 5.0\text{ Vdc}$, $I_C = 0$)	I_{EBO}	-	10	nAdc

ON CHARACTERISTICS

DC Current Gain ($I_C = 100\ \mu\text{Adc}$, $V_{CE} = 5.0\text{ Vdc}$) ($I_C = 1.0\text{ mAdc}$, $V_{CE} = 5.0\text{ Vdc}$) ($I_C = 10\text{ mAdc}$, $V_{CE} = 5.0\text{ Vdc}$)	h_{FE}	30 35 42	120 - -	-
Collector-Emitter Saturation Voltage ($I_C = 10\text{ mAdc}$, $I_B = 1.0\text{ mAdc}$)	$V_{CE(sat)}$	-	1.0	Vdc
Base-Emitter Saturation Voltage ($I_C = 10\text{ mAdc}$, $I_B = 1.0\text{ mAdc}$)	$V_{BE(sat)}$	0.65	0.85	Vdc

SMALL-SIGNAL CHARACTERISTICS

Current-Gain-Bandwidth Product ($I_C = 10\text{ mAdc}$, $V_{CE} = 10\text{ Vdc}$, $f = 20\text{ MHz}$)	f_T	80	-	MHz
Output Capacitance ($V_{CB} = 5.0\text{ Vdc}$, $I_E = 0$, $f = 1.0\text{ MHz}$)	C_{ob}	-	6.0	pF
Input Impedance ($I_E = 1.0\text{ mAdc}$, $V_{CB} = 5.0\text{ Vdc}$, $f = 1.0\text{ kHz}$)	h_{ib}	25	32	ohms
Voltage Feedback Ratio ($I_E = 1.0\text{ mAdc}$, $V_{CB} = 5.0\text{ Vdc}$, $f = 1.0\text{ kHz}$)	h_{rb}	-	500	$\times 10^{-6}$
Small-Signal Current Gain ($I_C = 1.0\text{ mAdc}$, $V_{CE} = 5.0\text{ Vdc}$, $f = 1.0\text{ kHz}$)	h_{fe}	- 30	200	-
Output Admittance ($I_E = 1.0\text{ mAdc}$, $V_{CB} = 5.0\text{ Vdc}$, $f = 1.0\text{ kHz}$)	h_{ob}	-	1.0	μmhos

MATCHING CHARACTERISTICS


DC Current Gain Ratio** ($I_C = 100\ \mu\text{Adc}$, $V_{CE} = 5.0\text{ Vdc}$)	2N2720 2N2721	h_{FE1}/h_{FE2}^{**}	0.9 0.8	1.0 1.0	-
Base Voltage Differential ($I_C = 100\ \mu\text{Adc}$, $V_{CE} = 5.0\text{ Vdc}$)	2N2720 2N2721	$ V_{BE1} - V_{BE2} $	- -	5.0 10	mVdc
Base Voltage Differential Gradient ($I_C = 100\ \mu\text{Adc}$, $V_{CE} = 5.0\text{ Vdc}$, $T_A = -55\text{ to }+25^\circ\text{C}$) ($I_C = 100\ \mu\text{Adc}$, $V_{CE} = 5.0\text{ Vdc}$, $T_A = +25\text{ to }+125^\circ\text{C}$)	2N2720 2N2721 2N2720 2N2721	$\Delta(V_{BE1} - V_{BE2})$	- - - -	0.8 1.6 1.0 2.0	mV

* Pulse Width = 12 ms, Duty Cycle = 2.0%.

** The lower of the two h_{FE} readings is taken as h_{FE1} for the purpose of measurement.


2N2722 (SILICON)

$V_{CEO} = 45 \text{ V}$
 $I_C = 40 \text{ mA}$
 $P_D = 300 \text{ mW one side}$
 $600 \text{ mW both sides}$



CASE 32A

Dual NPN silicon transistor for small-signal, low-power differential amplifier applications.



Pin Connections Bottom View
 All Leads Electrically Isolated from Case

MAXIMUM RATINGS (each side) ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	45	Vdc
Collector-Base Voltage	V_{CB}	45	Vdc
Emitter-Base Voltage	V_{EB}	5.0	Vdc
Collector Current	I_C	40	mAdc
Operating & Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200	$^\circ\text{C}$
Total Device Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	One Side	Watt mW/ $^\circ\text{C}$
		Both Sides	
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	0.3	0.6
		1.7	3.4
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	0.6	1.2
		3.4	6.8

2N2722 (continued)

ELECTRICAL CHARACTERISTICS (each side) ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Breakdown Voltage* ($I_C = 10\text{ mAdc}$, $I_B = 0$)	V_{CE0}^*	45	-	Vdc
Collector-Base Breakdown Voltage ($I_C = 10\text{ }\mu\text{Adc}$, $I_E = 0$)	V_{CBO}	45	-	Vdc
Collector Cutoff Current ($V_{CE} = 5.0\text{ Vdc}$, $I_B = 0$)	I_{CEO}	-	2.0	nAdc
Collector Cutoff Current ($V_{CB} = 30\text{ Vdc}$, $I_E = 0$) ($V_{CB} = 30\text{ Vdc}$, $I_E = 0$, $T_A = 150^\circ\text{C}$)	I_{CBO}	-	0.001 1.0	μAdc
Emitter Cutoff Current ($V_{EB} = 5.0\text{ Vdc}$, $I_C = 0$)	I_{EBO}	-	1.0	nAdc

ON CHARACTERISTICS

DC Current Gain ($I_C = 1.0\text{ }\mu\text{Adc}$, $V_{CE} = 5.0\text{ Vdc}$) ($I_C = 10\text{ }\mu\text{Adc}$, $V_{CE} = 5.0\text{ Vdc}$) ($I_C = 0.1\text{ mAdc}$, $V_{CE} = 5.0\text{ Vdc}$)	h_{FE}	50 100 125	250 - -	-
Collector-Emitter Saturation Voltage ($I_C = 10\text{ mAdc}$, $I_B = 0.5\text{ mAdc}$)	$V_{CE(sat)}$	-	1.0	Vdc
Base-Emitter Saturation Voltage ($I_C = 10\text{ mAdc}$, $I_B = 0.5\text{ mAdc}$)	$V_{BE(sat)}$	0.65	0.85	Vdc

SMALL SIGNAL CHARACTERISTICS

Current-Gain-Bandwidth Product ($I_C = 10\text{ mAdc}$, $V_{CE} = 10\text{ Vdc}$, $f = 20\text{ MHz}$)	f_T	100	-	MHz
Output Capacitance ($V_{CB} = 5.0\text{ Vdc}$, $I_E = 0$, $f = 1.0\text{ MHz}$)	C_{ob}	-	6.0	pF
Input Impedance ($I_E = 1.0\text{ mAdc}$, $V_{CB} = 5.0\text{ Vdc}$, $f = 1.0\text{ kHz}$)	h_{ib}	25	32	ohms
Voltage Feedback Ratio ($I_E = 1.0\text{ mAdc}$, $V_{CB} = 5.0\text{ Vdc}$, $f = 1.0\text{ kHz}$)	h_{rb}	-	600	$\times 10^{-6}$
Small-Signal Current Gain ($I_E = 0.1\text{ mAdc}$, $V_{CE} = 5.0\text{ Vdc}$, $f = 1.0\text{ kHz}$)	h_{fe}	100	700	-
Output Admittance ($I_E = 1.0\text{ mAdc}$, $V_{CB} = 5.0\text{ Vdc}$, $f = 1.0\text{ kHz}$)	h_{ob}	-	1.0	μmhos
Noise Figure ($I_C = 10\text{ }\mu\text{Adc}$, $V_{CE} = 5.0\text{ Vdc}$, $R_G = 10\text{ k ohms}$, $f = 10\text{ Hz}$ to 15.7 kHz)	NF	-	4.0	dB

MATCHING CHARACTERISTICS

DC Current Gain Ratio** ($I_C = 1.0\text{ }\mu\text{Adc}$, $V_{CE} = 5.0\text{ Vdc}$)	h_{FE1}/h_{FE2}^{**}	0.9	1.0	-
Base Voltage Differential ($I_C = 10\text{ }\mu\text{Adc}$, $V_{CE} = 5.0\text{ Vdc}$)	$V_{BE1} - V_{BE2}$	-	5.0	mV
Base Voltage Differential Gradient ($I_C = 10\text{ }\mu\text{Adc}$, $V_{CE} = 5.0\text{ Vdc}$, $T_A = -55$ to $+25^\circ\text{C}$) ($I_C = 10\text{ }\mu\text{Adc}$, $V_{CE} = 5.0\text{ Vdc}$, $T_A = +25$ to $+125^\circ\text{C}$)	$\Delta(V_{BE1} - V_{BE2})$	-	0.8 1.0	mV

* Pulse Width = 12 ms, Duty Cycle = 2.0%.


** The lower of the two h_{FE} readings is taken as h_{FE1} for the purpose of measurement.

2N2723 thru 2N2725 (SILICON)

$V_{CE20} = 45 \text{ to } 60 \text{ V}$


$P_D = 500 \text{ mW}$

$h_{FE} = \text{to } 50,000$



CASE 20
(TO-72)

Two NPN silicon annular transistors connected as a darlington amplifier, and designed for applications requiring very high gain.



MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	2N2723 2N2724	2N2725	Unit
Collector Emitter Voltage	V_{CE20}	60	45	Vdc
Collector-Base Voltage	V_{CB1}	80	45	Vdc
Emitter-Base Voltage	V_{E2B1}	12	10	Vdc
Collector Current	I_C	40	30	mAdc
Total Device Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	0.5		Watt
		2.9		mW/ $^\circ\text{C}$
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ $T_C = 100^\circ\text{C}$ Derate above 25°C	P_D	1.8		Watts
		1.0		Watt
		10.5		mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		$^\circ\text{C}$

2N2723 thru 2N2725 (continued)

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Breakdown Voltage* ($I_C = 10 \text{ mAdc}$, $I_{B1} = 0$)	2N2723, 2N2724 2N2725	V_{CE20}^*	60 45	-	Vdc
Collector-Base Breakdown Voltage ($I_C = 10 \text{ }\mu\text{A}$, $I_{E2} = 0$)	2N2723, 2N2724 2N2725	V_{CB10}	80 45	-	Vdc
Emitter-Base Breakdown Voltage ($I_{E2} = 10 \text{ }\mu\text{A}$, $I_C = 0$)	2N2723, 2N2724 2N2725	V_{E2B10}	12 10	-	Vdc
Collector Cutoff Current ($V_{CB1} = 60 \text{ Vdc}$, $I_E = 0$)	2N2723, 2N2724	I_{CB10}	-	0.01	μA
($V_{CB1} = 60 \text{ Vdc}$, $I_E = 0$, $T_A = 150^\circ\text{C}$)	2N2723, 2N2724		-	10	
($V_{CB1} = 30 \text{ Vdc}$, $I_E = 0$)	2N2725		-	0.002	
($V_{CB1} = 30 \text{ Vdc}$, $I_E = 0$, $T_A = 150^\circ\text{C}$)	2N2725		-	2.0	
Emitter Cutoff Current ($V_{B1E2} = 10 \text{ Vdc}$, $I_C = 0$)	2N2723, 2N2724	I_{E2B10}	-	10	nA
($V_{B1E2} = 6.0 \text{ Vdc}$, $I_C = 0$)	2N2725		-	1.0	

ON CHARACTERISTICS

DC Current Gain ($I_C = 10 \text{ mAdc}$, $V_{CE2} = 5.0 \text{ Vdc}$, $I_{B2} = 0$)	2N2723 2N2724 2N2725	h_{FE}	2000 7000 2000	10,000 50,000 10,000	-
($I_C = 100 \text{ }\mu\text{A}$, $V_{CE2} = 5.0 \text{ Vdc}$, $I_{B2} = 0$)	2N2723 2N2724 2N2725				
Collector-Emitter Saturation Voltage ($I_C = 10 \text{ mAdc}$, $I_{B1} = 1.0 \text{ mAdc}$)	All Types	$V_{CE2(\text{sat})}$	-	1.0	Vdc
Base-Emitter Saturation Voltage ($I_C = 10 \text{ mAdc}$, $I_{B1} = 1.0 \text{ mAdc}$)	All Types	$V_{BE2(\text{sat})}$	-	1.7	Vdc

SMALL-SIGNAL CHARACTERISTICS

Current-Gain-Bandwidth Product (Each Unit) ($I_C = 10 \text{ mAdc}$, V_{CE1} or $V_{CE2} = 10 \text{ Vdc}$, $f = 20 \text{ MHz}$) All Types		f_T	100	-	MHz
Output Capacitance ($V_{CB1} = 10 \text{ Vdc}$, $I_{E2} = 0$, $f = 140 \text{ kHz}$)	2N2723, 2N2724	C_{ob1}	-	10	pF
Small-Signal Current Gain ($I_C = 10 \text{ mAdc}$, $V_{CE2} = 5.0 \text{ Vdc}$, $f = 1.0 \text{ kHz}$)	2N2723 2N2724	h_{ie}	1500 5000	15,000 60,000	-
($I_C = 10 \text{ }\mu\text{A}$, $V_{CE2} = 5.0 \text{ Vdc}$, $f = 1.0 \text{ kHz}$)	2N2725		1500	15,000	
Noise Figure (Input Stage Only) ($I_C = 50 \text{ }\mu\text{A}$, $V_{CE} = 5.0 \text{ Vdc}$, $R_S = 3.0 \text{ k ohms}$, $f = 1.0 \text{ kHz}$, $\text{BW} = 100 \text{ kHz}$)	2N2723	NF	-	10	dB
($I_C = 10 \text{ }\mu\text{A}$, $V_{CE} = 5.0 \text{ Vdc}$, $R_S = 10 \text{ k ohms}$, $f = 1.0 \text{ kHz}$, $\text{BW} = 100 \text{ kHz}$)	2N2724		-	6.0	
($I_C = 3.0 \text{ }\mu\text{A}$, $V_{CE} = 5.0 \text{ Vdc}$, $R_S = 30 \text{ k ohms}$, $f = 1.0 \text{ kHz}$, $\text{BW} = 100 \text{ kHz}$)	2N2725		-	6.0	


* Pulse Test: Pulse Width = 12 ms, Duty Cycle = 2.0 %.

2N2785 (SILICON)

$V_{CE2O} = 40\text{ V}$
 $P_D = 500\text{ mW}$
 $h_{FE} \text{ — to } 20,000$



Two NPN silicon annular transistors connected as a darlington amplifier, and designed for applications requiring very high gain.



MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CE2O}	40	Vdc
Collector-Base Voltage	V_{CB1}	60	Vdc
Emitter-Base Voltage	V_{E2B1}	15	Vdc
(Pin 4 to Pin 2)		7.5	Vdc
Total Device Dissipation @ $T_A = 25^\circ\text{C}$	P_D	0.5	Watt
Derate above 25°C		3.33	mW/ $^\circ\text{C}$
Total Device Dissipation @ $T_C = 25^\circ\text{C}$	P_D	1.8	Watts
$T_C = 100^\circ\text{C}$		1.0	Watt
Derate above 25°C		10	mW/ $^\circ\text{C}$
Operating Junction Temperature Range	T_J	-65 to +175	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-65 to +200	$^\circ\text{C}$

2N2785 (continued)

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Breakdown Voltage* ($I_C = 20 \text{ mAdc}$, $I_{B1} = 0$)	BV_{CE20}^*	40	-	Vdc
Collector-Base Breakdown Voltage ($I_C = 100 \mu\text{A}$, $I_{E2} = 0$)	BV_{CB10}	60	-	Vdc
Emitter-Base Breakdown Voltage ($I_{E2} = 100 \mu\text{A}$, $I_C = 0$)	BV_{E2B10}	15	-	Vdc
Collector Cutoff Current ($V_{CE} = 20 \text{ Vdc}$, $I_B = 0$)	I_{CEO}	-	500	nA
Collector Cutoff Current ($V_{CB1} = 30 \text{ Vdc}$, $I_E = 0$) ($V_{CB1} = 30 \text{ Vdc}$, $I_E = 0$, $T_A = 150^\circ\text{C}$)	I_{CB10}	-	0.05 10	μA
Emitter Cutoff Current ($V_{E2B1} = 5.0 \text{ Vdc}$, $I_C = 0$)	I_{E2B10}	-	20	nA

ON CHARACTERISTICS

DC Current Gain* ($I_C = 1.0 \text{ mAdc}$, $V_{CE2} = 4.0 \text{ Vdc}$) ($I_C = 10 \text{ mAdc}$, $V_{CE2} = 5.0 \text{ Vdc}$) ($I_C = 100 \text{ mAdc}$, $V_{CE2} = 5.0 \text{ Vdc}$)	h_{FE}^*	600 1200 2000	- - 20,000	-
Collector-Emitter Saturation Voltage ($I_C = 15 \text{ mAdc}$, $I_{B1} = 3.0 \text{ mAdc}$)	$V_{CE2(\text{sat})}$	-	1.0	Vdc

SMALL SIGNAL CHARACTERISTICS


Current-Gain-Bandwidth Product ($I_C = 1.0 \text{ mAdc}$, $V_{CE2} = 5.0 \text{ Vdc}$, $f = 10 \text{ MHz}$)	f_T	10	-	MHz
Output Capacitance ($V_{CB1} = 10 \text{ Vdc}$, $I_{E2} = 0$, $f = 1.0 \text{ MHz}$)	C_{ob1}	-	30	pF
Input Impedance ($I_C = 1.0 \text{ mAdc}$, $V_{CB1} = 5.0 \text{ Vdc}$, $f = 1.0 \text{ kHz}$)	h_{ib}	30	80	Ohm
Voltage Feedback Ratio ($I_C = 1.0 \text{ mAdc}$, $V_{CE2} = 5.0 \text{ Vdc}$, $f = 1.0 \text{ kHz}$)	h_{rb}	-	10	$\times 10^{-4}$
Small-Signal Current Gain ($I_C = 1.0 \text{ mAdc}$, $V_{CE2} = 5.0 \text{ Vdc}$, $f = 1.0 \text{ kHz}$)	h_{fe}	600	-	-
Output Admittance ($I_C = 1.0 \text{ mAdc}$, $V_{CB1} = 5.0 \text{ Vdc}$, $f = 1.0 \text{ kHz}$)	h_{ob}	-	0.5	μmhos

* Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.


2N3423 (SILICON)
2N3424

$V_{CEO} = 15\text{ V}$
 $I_C = 50\text{ mA}$
 $P_D = 300\text{ mW}$ one side
450 mW both sides

Dual NPN silicon transistors designed for use as sense and high-frequency differential amplifiers.



CASE 32A



Pin Connections Bottom View
 All Leads Electrically Isolated from Case

MAXIMUM RATINGS (each side) ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value		Unit
Collector-Emitter Voltage	V_{CEO}	15		Vdc
Collector-Base Voltage	V_{CB}	30		Vdc
Emitter-Base Voltage	V_{EB}	3.0		Vdc
Collector Current	I_C	50		mAdc
Operating & Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		$^\circ\text{C}$
Total Device Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	One Side	Both Sides	Watt mW/ $^\circ\text{C}$
		0.3 1.72	0.45 2.57	
Total Device Dissipation @ $T_C = 100^\circ\text{C}$ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	0.344	0.685	Watt
		0.6	1.2	Watt
		3.44	6.85	mW/ $^\circ\text{C}$

2N3423, 2N3424 (continued)

ELECTRICAL CHARACTERISTICS (each side) ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Sustaining Voltage* ($I_C = 3.0 \text{ mAdc}$, $I_B = 0$)	$V_{CEO(sus)}^*$	15	-	Vdc
Collector-Base Breakdown Voltage ($I_C = 1.0 \text{ }\mu\text{Adc}$, $I_E = 0$)	V_{CBO}	30	-	Vdc
Emitter-Base Breakdown Voltage ($I_E = 10 \text{ }\mu\text{Adc}$, $I_C = 0$)	V_{EBO}	3.0	-	Vdc
Collector Cutoff Current ($V_{CB} = 15 \text{ Vdc}$, $I_E = 0$) ($V_{CB} = 15 \text{ Vdc}$, $I_E = 0$, $T_A = 150^\circ\text{C}$)	I_{CBO}	-	0.01 1.0	μAdc
Emitter Cutoff Current ($V_{EB} = 3.0 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	-	10	μAdc

ON CHARACTERISTICS

DC Current Gain ($I_C = 3.0 \text{ mAdc}$, $V_{CE} = 1.0 \text{ Vdc}$) ($I_C = 3.0 \text{ mAdc}$, $V_{CE} = 3.0 \text{ Vdc}$)	h_{FE}	20 20	- 200	-
Collector-Emitter Saturation Voltage ($I_C = 10 \text{ mAdc}$, $I_B = 1.0 \text{ mAdc}$)	$V_{CE(sat)}$	-	0.4	Vdc
Base-Emitter Saturation Voltage ($I_C = 10 \text{ mAdc}$, $I_B = 1.0 \text{ mAdc}$)	$V_{BE(sat)}$	-	1.0	Vdc

SMALL SIGNAL CHARACTERISTICS

Current-Gain - Bandwidth Product ($I_C = 4.0 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$, $f = 100 \text{ MHz}$)	f_T	600	1200	MHz
Output Capacitance ($V_{CB} = 0$, $I_E = 0$, $f = 140 \text{ kHz}$) ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 140 \text{ kHz}$)	C_{ob}	- -	3.0 1.7	pF
Input Capacitance ($V_{BE} = 0.5 \text{ Vdc}$, $I_C = 0$, $f = 140 \text{ kHz}$)	C_{ib}	-	2.0	pF
Real Part of Input Impedance ($I_C = 3.0 \text{ mAdc}$, $V_{CE} = 3.0 \text{ Vdc}$, $f = 350 \text{ MHz}$)	$\text{Re}(h_{ie})$	-	45	Ohm

MATCHING CHARACTERISTICS


DC Current Gain Ratio** ($I_C = 3.0 \text{ mAdc}$, $V_{CE} = 3.0 \text{ Vdc}$)	2N3423 2N3424	h_{FE1}/h_{FE2}^{**}	0.8 0.9	1.0 1.0	--
Base Voltage Differential ($I_C = 3.0 \text{ mAdc}$, $V_{CE} = 3.0 \text{ Vdc}$)	2N3423 2N3424	$ V_{BE1} - V_{BE2} $	- -	10 5.0	mVdc
Base Voltage Differential Gradient ($I_C = 3.0 \text{ mAdc}$, $V_{CE} = 3.0 \text{ Vdc}$, $T_{A1} = 25^\circ\text{C}$, $T_{A2} = -55^\circ\text{C}$) 2N3423 2N3424 ($I_C = 3.0 \text{ mAdc}$, $V_{CE} = 3.0 \text{ Vdc}$, $T_{A1} = 25^\circ\text{C}$, $T_{A2} = 125^\circ\text{C}$) 2N3423 2N3424	2N3423 2N3424 2N3423 2N3424	$4\sqrt{V_{BE1} - V_{BE2}}$	- -	3.2 1.6 4.0 2.0	mVdc

* Pulse Width = 300 μs ; Duty Cycle = 1%

** Lowest of the two h_{FE} readings is taken as h_{FE1} for purposes of this ratio.


2N3425 (SILICON)

$V_{CEO} = 15\text{ V}$
 $P_D = 300\text{ mW one side}$
 400 mW both sides



CASE 32A

Dual NPN silicon transistor designed for use as a high-frequency sense amplifier.





Pin Connections Bottom View
 All Leads Electrically Isolated from Case

MAXIMUM RATINGS (each side) ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value		Unit
		One Side	Both Sides	
Collector-Emitter Voltage	V_{CEO}	15		Vdc
Collector-Emitter Voltage ($R_{BE} \leq 10\text{ ohms}$)	V_{CER}	20		Vdc
Collector-Base Voltage	V_{CB}	40		Vdc
Emitter-Base Voltage	V_{EB}	5.0		Vdc
Operating Junction Temperature Range	T_J	+200		$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-65 to +200		$^\circ\text{C}$
Total Device Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	0.3	0.4	Watt
		1.72	2.28	mW/ $^\circ\text{C}$
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ $T_C = 100^\circ\text{C}$ Derate above 25°C	P_D	0.75	1.5	Watt
		0.43	0.86	Watt
		4.3	8.55	mW/ $^\circ\text{C}$

FIGURE 1 — SWITCHING TIME TEST CIRCUIT



2N3425 (continued)

ELECTRICAL CHARACTERISTICS (each side) ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
Collector-Emitter Sustaining Voltage* ($I_C = 10\text{ mAdc}$, $I_B = 0$)	$BV_{CEO(sus)}$ *	15	-	Vdc
Collector-Emitter Sustaining Voltage* ($I_C = 30\text{ mAdc}$, $R_{BE} \leq 10\text{ ohms}$)	$BV_{CER(sus)}$ *	20	-	Vdc
Collector-Base Breakdown Voltage ($I_C = 10\text{ }\mu\text{A}$, $I_E = 0$)	BV_{CBO}	40	-	Vdc
Emitter-Base Breakdown Voltage ($I_E = 10\text{ }\mu\text{A}$, $I_C = 0$)	BV_{EBO}	5.0	-	Vdc
Collector Cutoff Current ($V_{CE} = 20\text{ Vdc}$, $V_{EB(off)} = 0.25\text{ Vdc}$, $T_A = 125^\circ\text{C}$)	I_{CEX}	-	15	μA dc
Collector Cutoff Current ($V_{CB} = 20\text{ Vdc}$, $I_E = 0$) ($V_{CB} = 20\text{ Vdc}$, $I_E = 0$, $T_A = 150^\circ\text{C}$)	I_{CBO}	-	0.025 15	μA dc
Emitter Cutoff Current ($V_{EB} = 4.0\text{ Vdc}$, $I_C = 0$)	I_{EBO}	-	0.2	μA dc

ON CHARACTERISTICS


DC Current Gain ($I_C = 0.5\text{ mAdc}$, $V_{CE} = 1.0\text{ Vdc}$) ($I_C = 10\text{ mAdc}$, $V_{CE} = 1.0\text{ Vdc}$) ($I_C = 10\text{ mAdc}$, $V_{CE} = 1.0\text{ Vdc}$, $T_A = -55^\circ\text{C}$)	h_{FE}	12 30 12	- 120 -	-
Collector-Emitter Saturation Voltage ($I_C = 10\text{ mAdc}$, $I_B = 1.0\text{ mAdc}$) ($I_C = 7.0\text{ mAdc}$, $I_B = 0.7\text{ mAdc}$, $T_A = -55^\circ\text{C}$ to -125°C)	$V_{CE(sat)}$	- -	0.4 0.5	Vdc
Base-Emitter Saturation Voltage ($I_C = 10\text{ mAdc}$, $I_B = 1.0\text{ mAdc}$) ($I_C = 7.0\text{ mAdc}$, $I_B = 0.7\text{ mAdc}$, $T_A = -55^\circ\text{C}$)	$V_{BE(sat)}$	0.7 -	0.85 0.9	Vdc

DYNAMIC CHARACTERISTICS

Current-Gain - Bandwidth Product ($I_C = 20\text{ mAdc}$, $V_{CE} = 10\text{ Vdc}$, $f = 100\text{ MHz}$)	f_T	300	-	MHz
Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f = 140\text{ kHz}$)	C_{ob}	-	6.0	pF
Input Capacitance ($V_{BE} = 0.5\text{ Vdc}$, $I_C = 0$, $f = 140\text{ kHz}$)	C_{ib}	-	9.0	pF
Small-Signal Current Gain ($I_C = 10\text{ mAdc}$, $V_{CE} = 1.0\text{ Vdc}$, $f = 1.0\text{ kHz}$)	h_{fe}	20	-	-
Real Part of Input Impedance ($I_C = 10\text{ mAdc}$, $V_{CE} = 10\text{ Vdc}$, $f = 300\text{ MHz}$)	$\text{Re}(h_{ie})$	-	50	Ohms
Turn-On Time (Figure 1) ($V_{CC} = 3.0\text{ Vdc}$, $V_{EB(off)} = 2.0\text{ Vdc}$, $I_C \approx 10\text{ mAdc}$, $I_{B1} \approx 3.0\text{ mAdc}$)	t_{on}	-	50	ns
Turn-Off Time (Figure 1) ($V_{CC} = 3.0\text{ Vdc}$, $I_C \approx 10\text{ mAdc}$, $I_{B1} \approx 3.0\text{ mAdc}$, $I_{B2} \approx 1.0\text{ mAdc}$)	t_{off}	-	90	ns
Storage Time (Figure 2) ($I_C \approx 10\text{ mAdc}$, $I_{B1} \approx 10\text{ mAdc}$, $I_{B2} \approx 10\text{ mAdc}$)	t_s	-	40	ns


* Pulse conditions: Pulse width = 300 μs ; duty cycle = 1%

FIGURE 2 — STORAGE TIME TEST CIRCUIT




2N3515 (SILICON)
2N3518

$V_{CEO} = 40 - 60 \text{ V}$
 $I_C = 500 \text{ mA}$
 $P_D = 250 \text{ mW one side}$
 $350 \text{ mW both sides}$



CASE 33
(TO-89)

Dual NPN silicon transistor for use as a differential amplifier.



Pin Connections,
Bottom View

MAXIMUM RATINGS (each side) ($T_A = 25^\circ\text{C}$)

Rating	Symbol	2N3515	2N3518	Unit
Collector-Emitter Voltage	V_{CEO}	40	60	Vdc
Collector-Base Voltage	V_{CB}	80	100	Vdc
Emitter-Base Voltage	V_{EB}	5.0	7.0	Vdc
Collector Current	I_C	500		mAdc
Operating Junction Temperature Range	T_J	-65 to +175		$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-65 to +200		$^\circ\text{C}$
Total Device Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	One Side	Both Sides	mW mW/ $^\circ\text{C}$
		250 1.67	350 2.33	
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	700 4.67	1,400 9.33	mW mW/ $^\circ\text{C}$

2N3515, 2N3518 (continued)

ELECTRICAL CHARACTERISTICS (each side) ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristics	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Breakdown Voltage* ($I_C = 20\text{ mAdc}$, $I_B = 0$)	BV_{CEO}^* 2N3515 2N3518	40 60	- -	Vdc
Collector-Base Breakdown Voltage ($I_C = 50\text{ nAdc}$, $I_E = 0$) ($I_C = 100\text{ }\mu\text{Adc}$, $I_E = 0$)	BV_{CBO} 2N3515 2N3518	80 100	- -	Vdc
Emitter-Base Breakdown Voltage ($I_E = 50\text{ nAdc}$, $I_C = 0$) ($I_E = 100\text{ }\mu\text{Adc}$, $I_C = 0$)	BV_{EBO} 2N3515 2N3518	5.0 7.0	- -	Vdc
Collector Cutoff Current ($V_{CB} = 60\text{ Vdc}$, $I_E = 0$) ($V_{CB} = 30\text{ Vdc}$, $I_E = 0$, $T_A = 150^\circ\text{C}$) ($V_{CB} = 50\text{ Vdc}$, $I_E = 0$) ($V_{CB} = 50\text{ Vdc}$, $I_E = 0$, $T_A = 150^\circ\text{C}$)	I_{CBO} 2N3515 2N3515 2N3518 2N3518	- - - -	0.02 15 0.002 10	μAdc
Emitter-Cutoff Current ($V_{EB} = 5.0\text{ Vdc}$, $I_C = 0$)	I_{EBO} 2N3515 2N3518	- -	20 2.0	nAdc
ON CHARACTERISTICS				
DC Current Gain ($I_C = 100\text{ }\mu\text{Adc}$, $V_{CE} = 5.0\text{ Vdc}$) ($I_C = 1.0\text{ mAdc}$, $V_{CE} = 5.0\text{ Vdc}$) ($I_C = 1.0\text{ mAdc}$, $V_{CE} = 5.0\text{ Vdc}$, $T_A = -55^\circ\text{C}$)	h_{FE} 2N3515 2N3518	35 50 15	- 200 -	-
Collector-Emitter Saturation Voltage ($I_C = 50\text{ mAdc}$, $I_B = 5.0\text{ mAdc}$)	$V_{CE(sat)}$	-	1.2	Vdc
Base-Emitter Saturation Voltage ($I_C = 50\text{ mAdc}$, $I_B = 5.0\text{ mAdc}$)	$V_{BE(sat)}$	-	0.9	Vdc
SMALL-SIGNAL CHARACTERISTICS				
Current-Gain-Bandwidth Product ($I_C = 50\text{ mAdc}$, $V_{CE} = 10\text{ Vdc}$, $f = 20\text{ MHz}$)	f_T 2N3515 2N3518	50 60	- -	MHz
Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f = 1.0\text{ MHz}$)	C_{ob} 2N3515 2N3518	- -	18 15	pF
Input Capacitance ($V_{BE} = 0$, 0.5 Vdc , $I_C = 0$, $f = 1.0\text{ MHz}$)	C_{ib}	-	85	pF
Input Impedance ($I_C = 1.0\text{ mAdc}$, $V_{CB} = 5.0\text{ Vdc}$, $f = 1.0\text{ kHz}$)	h_{ib}	20	35	ohms
Input Impedance ($I_C = 1.0\text{ mAdc}$, $V_{CE} = 5.0\text{ Vdc}$, $f = 1.0\text{ kHz}$)	h_{ie} 2N3515 2N3518	1.0 1.0	5.0 10.5	k ohms
Small-Signal Current Gain ($I_C = 1.0\text{ mAdc}$, $V_{CE} = 5.0\text{ Vdc}$, $f = 1.0\text{ kHz}$)	h_{fe}	50	300	-
Output Admittance ($I_C = 1.0\text{ mAdc}$, $V_{CE} = 5.0\text{ Vdc}$, $f = 1.0\text{ kHz}$)	h_{oe} 2N3515 2N3518	4.0 4.0	16 50	μmos
Noise Figure ($I_C = 0.3\text{ mAdc}$, $V_{CE} = 10\text{ Vdc}$, $R_G = 510\text{ ohms}$, B. W. = 1.0 Hz , $f = 1.0\text{ kHz}$)	NF	-	8.0	dB
MATCHING CHARACTERISTICS				
DC Current Gain Ratio** ($I_C = 100\text{ }\mu\text{Adc}$, $V_{CE} = 5.0\text{ Vdc}$) ($I_C = 1.0\text{ mAdc}$, $V_{CE} = 5.0\text{ Vdc}$)	h_{FE1}/h_{FE2}^{**} 2N3515 2N3518 2N3515 2N3518	0.8 0.9 0.8 0.9	1.0 1.0 1.0 1.0	-
Base Voltage Differential ($I_C = 100\text{ }\mu\text{Adc}$, $V_{CE} = 5.0\text{ Vdc}$) ($I_C = 1.0\text{ mAdc}$, $V_{CE} = 5.0\text{ Vdc}$)	$ V_{BE1} - V_{BE2} $ 2N3515 2N3518 2N3515 2N3518	- - - -	5.0 3.0 5.0 3.0	mVdc
Base Voltage Differential Gradient ($I_C = 100\text{ }\mu\text{Adc}$, $V_{CE} = 5.0\text{ Vdc}$, $T_A = -55\text{ to }125^\circ\text{C}$)	$\frac{\Delta V_{BE1} - V_{BE2}}{\Delta T_A}$ 2N3515 2N3518	- -	15 10	$\mu\text{V}/^\circ\text{C}$


* Pulse Width $\approx 300\text{ }\mu\text{s}$, Duty Cycle $\leq 2.0\%$.

** The lowest of the two h_{FE} readings is taken as h_{FE1} for the purpose of measurement.

2N3800 thru 2N3817 (SILICON)
 (JAN 2N3810 AND 2N3811 Available)




$V_{CEO} = 60 \text{ V}$
 $I_C = 50 \text{ mA}$
 P_D to 500 mW one side
 600 mW both sides



CASE 35
 (TO-71)

2N3800
 thru
2N3805

Dual PNP silicon annular transistors specifically designed for differential amplifier applications.



CASE 33
 (TO-89)

2N3812
 thru
2N3817

CASE 32

2N3806
 thru
2N3811

MAXIMUM RATINGS (each side)

Rating	Symbol	Value	Unit	
Collector-Emitter Voltage	V_{CEO}	60	Vdc	
Collector-Base Voltage	V_{CB}	60	Vdc	
Emitter-Base Voltage	V_{EB}	5.0	Vdc	
Collector Current	I_C	50	mA dc	
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200	$^{\circ}\text{C}$	
Total Device Dissipation @ $T_A = 25^{\circ}\text{C}$ Metal Can (2N3800 thru 2N3805) Derate above 25°C Metal Can (2N3806 thru 2N3811) Derate above 25°C Flat Package (2N3812 thru 2N3817) Derate above 25°C	P_D	One Side	Both Sides	
		250	360	mW
		1.5	2.06	mW/ $^{\circ}\text{C}$
		500	600	mW
		2.9	3.4	mW/ $^{\circ}\text{C}$
		250	350	mW
		1.5	2.0	mW/ $^{\circ}\text{C}$

2N3800 thru 2N3817 (continued)

ELECTRICAL CHARACTERISTICS (each test $T_A = 25^\circ\text{C}$ unless otherwise noted)
 Characteristics apply also to corresponding flat package type numbers

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Breakdown Voltage* ($I_C = 18 \text{ mA}$, $I_B = 0$)	V_{CEO}^*	60	90	—	Vdc
Collector-Base Breakdown Voltage ($I_C = 10 \text{ mA}$, $I_E = 8$)	V_{CBO}	60	—	—	Vdc
Emitter-Base Breakdown Voltage ($I_E = 18 \text{ mA}$, $I_C = 0$)	V_{EBO}	5.0	—	—	Vdc
Collector Cutoff Current ($V_{CB} = 50 \text{ Vdc}$, $I_E = 8$) ($V_{CB} = 50 \text{ Vdc}$, $I_E = 8$, $T_A = 150^\circ\text{C}$)	I_{CBO}	—	—	0.81 18	μA
Emitter Cutoff Current ($V_{BE(\text{off})} = 4.8 \text{ Vdc}$, $I_C = 8$)	I_{EBO}	—	—	20	nA

ON CHARACTERISTICS

DC Current Gain* ($I_C = 1.0 \text{ mA}$, $V_{CE} = 5.8 \text{ Vdc}$)	2N3881, 3, 5, 7, 9, 11, 13, 15, 17	h_{FE}^*	75	—	—	—
($I_C = 10 \text{ mA}$, $V_{CE} = 5.8 \text{ Vdc}$)	2N3800, 2, 4, 6, 8, 10, 12, 14, 16 2N3801, 3, 5, 7, 9, 11, 13, 15, 17		190 225	—	—	—
($I_C = 109 \text{ mA}$, $V_{CE} = 5.8 \text{ Vdc}$)	2N3806, 2, 4, 6, 8, 10, 12, 14, 16 2N3801, 3, 5, 7, 8, 11, 13, 15, 17		150 300	—	—	450 906
($I_C = 180 \text{ mA}$, $V_{CE} = 5.8 \text{ Vdc}$, $T_A = -55^\circ\text{C}$)	2N3800, 2, 4, 6, 8, 10, 12, 14, 16 2N3801, 3, 5, 7, 9, 11, 13, 15, 17		75 158	—	—	—
($I_C = 500 \text{ mA}$, $V_{CE} = 5.0 \text{ Vdc}$)	2N3880, 2, 4, 6, 8, 10, 12, 14, 16 2N3801, 3, 5, 7, 8, 11, 13, 15, 17		158 309	—	—	450 900
($I_C = 1.6 \text{ mA}$, $V_{CE} = 5.9 \text{ Vdc}$)	2N3880, 2, 4, 6, 8, 10, 12, 14, 16 2N3801, 3, 5, 7, 9, 11, 13, 15, 17		150 300	—	—	458 900
($I_C = 10 \text{ mA}$, $V_{CE} = 5.8 \text{ Vdc}$)	2N3990, 2, 4, 6, 8, 10, 12, 14, 16 2N3881, 3, 5, 7, 9, 11, 13, 15, 17		125 250	—	—	—
Collector-Emitter Saturation Voltage* ($I_C = 100 \text{ mA}$, $I_B = 18 \text{ mA}$)		$V_{CE(\text{sat})}^*$	—	—	9.2	Vdc
($I_C = 1.0 \text{ mA}$, $I_B = 100 \text{ mA}$)			—	—	8.25	
Base-Emitter Saturation Voltage* ($I_C = 190 \text{ mA}$, $I_B = 18 \text{ mA}$)		$V_{BE(\text{sat})}^*$	—	—	8.7	Vdc
($I_C = 1.0 \text{ mA}$, $I_B = 100 \text{ mA}$)			—	—	8.8	
Base-Emitter On Voltage ($I_C = 100 \text{ mA}$, $V_{CE} = 5.9 \text{ Vdc}$)		$V_{BE(\text{on})}$	—	—	9.7	Vdc

SMALL SIGNAL CHARACTERISTICS

Current-Gain — Bandwidth Product ($I_C = 508 \text{ mA}$, $V_{CE} = 5.0 \text{ Vdc}$, $f = 38 \text{ MHz}$) ($I_C = 1.8 \text{ mA}$, $V_{CE} = 5.0 \text{ Vdc}$, $f = 188 \text{ MHz}$)		f_T	30 100	—	—	— 500	— MHz
Output Capacitance ($V_{CB} = 5.8 \text{ Vdc}$, $I_E = 0$, $f = 180 \text{ kHz}$)		C_{ob}	—	—	4.8	—	pF
Input Capacitance ($V_{BE(\text{off})} = 8.5 \text{ Vdc}$, $I_C = 8$, $f = 109 \text{ kHz}$)		C_{ib}	—	—	6.0	—	pF
Input Impedance ($I_C = 1.0 \text{ mA}$, $V_{CE} = 10 \text{ Vdc}$, $f = 1.9 \text{ kHz}$)	2N3908, 2, 4, 6, 8, 10, 12, 14, 16 2N3881, 3, 5, 7, 9, 11, 13, 15, 17	h_{ie}	3.0 19	—	—	15 40	— k Ω
Voltage Feedback Ratio ($I_C = 1.8 \text{ mA}$, $V_{CE} = 10 \text{ Vdc}$, $f = 1.0 \text{ kHz}$)		h_{re}	—	—	25	—	$\times 10^{-4}$
Small-Signal Current Gain ($I_C = 1.0 \text{ mA}$, $V_{CE} = 19 \text{ Vdc}$, $f = 1.0 \text{ kHz}$)	2N3806, 2, 4, 6, 8, 10, 12, 14, 16 2N3801, 3, 5, 7, 8, 11, 13, 15, 17	h_{fe}	150 306	—	—	600 900	—
Output Admittance ($I_C = 1.0 \text{ mA}$, $V_{CE} = 19 \text{ Vdc}$, $f = 1.9 \text{ kHz}$)		h_{oe}	5.0	—	80	—	μmho
Noise Figure ($I_C = 190 \text{ mA}$, $V_{CE} = 19 \text{ Vdc}$, $R_S = 3.0 \text{ k}\Omega$, $f = 109 \text{ Hz}$)	2N3808, 2, 4, 6, 8, 10, 12, 14, 16 2N3801, 3, 5, 7, 9, 11, 13, 15, 17	NF	—	4.0 2.5	7.0 4.0	—	—
($f = 1.0 \text{ kHz}$)	2N3909, 2, 4, 6, 8, 10, 12, 14, 16 2N3801, 3, 5, 7, 8, 11, 13, 15, 17		—	1.5 0.8	3.9 1.5	—	—
($f = 10 \text{ kHz}$)	2N3800, 2, 4, 6, 8, 10, 12, 14, 16 2N3801, 3, 5, 7, 9, 11, 13, 15, 17		—	1.0 6.8	2.5 1.5	—	—
Noise Bandwidth = 10 Hz to 15.7 kHz)	2N3800, 2, 4, 8, 10, 12, 14, 16 2N3801, 3, 5, 7, 9, 11, 13, 15, 17		—	2.5 1.5	3.5 2.5	—	—

MATCHING CHARACTERISTICS

DC Current Gain Ratio** ($I_C = 100 \text{ mA}$, $V_{CE} = 5.9 \text{ Vdc}$)	2N3802, 3, 8, 9, 14, 15 2N3804, 5, 10, 11, 16, 17	h_{FE1}/h_{FE2}^{**}	0.8 0.9	—	—	1.9 1.8	—
Base Voltage Differential ($I_C = 10 \text{ mA}$, $I_E = 18 \text{ mA}$, $V_{CE} = 5.0 \text{ Vdc}$)	2N3802, 3, 8, 9, 14, 15 2N3884, 5, 10, 11, 16, 17	$ V_{BE1} - V_{BE2} $	—	—	8.0 5.0	—	mVdc
($I_C = 100 \text{ mA}$, $V_{CE} = 5.0 \text{ Vdc}$)	2N3902, 3, 8, 9, 14, 15 2N3804, 5, 10, 11, 16, 17		—	—	5.9 3.9	—	
Base Voltage Differential Gradient ($I_C = 109 \text{ mA}$, $V_{CE} = 5.0 \text{ Vdc}$, $T_A = -55$ to $+25^\circ\text{C}$)	2N3802, 3, 8, 9, 14, 15 2N3804, 5, 10, 11, 16, 17	$\frac{\Delta V_{BE1} - V_{BE2} }{\Delta T_A}$	—	—	1.8 8.8	—	mVdc
($I_C = 100 \text{ mA}$, $V_{CE} = 5.0 \text{ Vdc}$, $T_A = +25$ to $+125^\circ\text{C}$)	2N3802, 3, 8, 9, 14, 15 2N3804, 5, 10, 11, 16, 17		—	—	2.8 1.8	—	

*Pulse Test: Pulse width $\leq 309 \mu\text{s}$, duty cycle $\leq 2\%$ **The lowest h_{FE} reading is taken as h_{FE1} for this ratio.

2N3800 thru 2N3817 (continued)

SMALL-SIGNAL CHARACTERISTICS

NOISE FIGURE

FIGURE 1 — FREQUENCY EFFECTS





FIGURE 2 — SOURCE RESISTANCE EFFECTS



h PARAMETERS

$V_{CE} = 10 \text{ Vdc}$, $f = 1 \text{ kHz}$, $T_A = 25^\circ\text{C}$

FIGURE 3 — INPUT IMPEDANCE




FIGURE 4 — VOLTAGE FEEDBACK RATIO




FIGURE 5 — CURRENT GAIN





FIGURE 6 — OUTPUT ADMITTANCE



2N3838 (continued)

ELECTRICAL CHARACTERISTICS (each side) ($T_A = 25^\circ\text{C}$ unless otherwise noted)


Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Collector-Emitter Breakdown Voltage* ($I_C = 10\text{ mAdc}$, $I_B = 0$)	BV_{CEO}^*	40	-	Vdc	
Collector-Emitter Nonlatching Voltage (Figure 3) ($I_{C(on)} = 600\text{ mAdc}$, $I_{B(on)} = 120\text{ mAdc}$, $I_{B(off)} = 0$)	$V_{CEO(NL)}^\dagger$	40	-	Vdc	
Collector-Base Breakdown Voltage ($I_C = 10\text{ mAdc}$, $I_E = 0$)	BV_{CBO}	60	-	Vdc	
Emitter-Base Breakdown Voltage ($I_E = 10\text{ mAdc}$, $I_C = 0$)	BV_{EBO}	5.0	-	Vdc	
Collector Cutoff Current ($V_{CE} = 50\text{ Vdc}$, $V_{BE(off)} = 0.5\text{ Vdc}$) ($V_{CE} = 50\text{ Vdc}$, $V_{BE(off)} = 0.5\text{ Vdc}$, $T_A = 150^\circ\text{C}$)	I_{CEV}	-	0.01 10	μAdc	
Emitter Cutoff Current ($V_{BE} = 3.0\text{ Vdc}$, $I_C = 0$)	I_{EBO}	-	10	nA dc	
Base Cutoff Current ($V_{CE} = 50\text{ Vdc}$, $V_{BE(off)} = 0.5\text{ Vdc}$)	I_{BEV}	-	10	nA dc	
ON CHARACTERISTICS					
DC Current Gain ($I_C = 0.1\text{ mAdc}$, $V_{CE} = 10\text{ Vdc}$) ($I_C = 1.0\text{ mAdc}$, $V_{CE} = 10\text{ Vdc}$) ($I_C = 10\text{ mAdc}$, $V_{CE} = 10\text{ Vdc}$)* ($I_C = 150\text{ mAdc}$, $V_{CE} = 10\text{ Vdc}$)* ($I_C = 150\text{ mAdc}$, $V_{CE} = 1.0\text{ Vdc}$)*	h_{FE}	35 50 75 100 50	- - - 300 -	-	
Collector-Emitter Saturation Voltage* ($I_C = 150\text{ mAdc}$, $I_B = 15\text{ mAdc}$)	$V_{CE(sat)}^*$	-	0.4	Vdc	
Base-Emitter Saturation Voltage* ($I_C = 150\text{ mAdc}$, $I_B = 15\text{ mAdc}$)	$V_{BE(sat)}^*$	0.85	1.3	Vdc	
DYNAMIC CHARACTERISTICS					
Current-Gain-Bandwidth Product ($I_C = 20\text{ mAdc}$, $V_{CE} = 10\text{ Vdc}$, $f = 100\text{ MHz}$)	f_T	200	-	MHz	
Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f = 140\text{ kHz}$)	C_{ob}	-	8.0	pF	
Input Impedance ($I_C = 1.0\text{ mAdc}$, $V_{CE} = 10\text{ Vdc}$, $f = 1.0\text{ kHz}$)	h_{ie}	1.5	9.0	k ohm	
Small-Signal Current Gain ($I_C = 1.0\text{ mAdc}$, $V_{CE} = 10\text{ Vdc}$, $f = 1.0\text{ kHz}$)	h_{fe}	60	300	-	
Output Admittance ($I_C = 1.0\text{ mAdc}$, $V_{CE} = 10\text{ Vdc}$, $f = 1.0\text{ kHz}$)	h_{oe}	-	50	μmho	
Noise Figure ($I_C = 100\text{ mAdc}$, $V_{CE} = 10\text{ Vdc}$, $R_S = 1.0\text{ k ohm}$, $f = 1.0\text{ kHz}$)	NF	-	8.0	dB	
Delay Time	($V_{CC} = 10\text{ Vdc}$, $V_{BE(off)} = 0\text{ Vdc}$, $I_C = 150\text{ mAdc}$, $I_{B1} = 15\text{ mAdc}$, Figure 1)	t_d	-	10	ns
Rise Time		t_r	-	40	ns
Storage Time	($V_{CC} = 10\text{ Vdc}$, $I_C = 150\text{ mAdc}$, $I_{B1} = I_{B2} = 15\text{ mAdc}$, Figure 2)	t_s	-	250	ns
Fall Time		t_f	-	90	ns

* Pulse Test: Pulse Width = 300 μs , Duty Cycle $\leq 2.0\%$.

† The highest value of collector supply voltage that may be safely used with a resistive load switching circuit in which the collector current is 600 mA dc.

2N4937 thru 2N4942



$V_{CEO} = 40\text{ V}$
 $I_C = 50\text{ mA}$
 $P_D = 500\text{ mW one side}$
 600 mW both sides



CASE 32

CASE 33
(TO-89)

Dual PNP silicon annular transistors especially designed for low-level, differential amplifier applications.



Pin Connections, Bottom View
 All Leads Electrically Isolated from Case

MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value		Unit	
		One Side	Both Sides		
Collector-Emitter Voltage	V_{CEO}	40		Vdc	
Collector-Base Voltage	V_{CB}	50		Vdc	
Emitter-Base Voltage	V_{EB}	5.0		Vdc	
Collector Current -Continuous	I_C	50		mAdc	
Base Current	I_B	10		mAdc	
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		$^\circ\text{C}$	
		One Side	Both Sides		
Total Device Dissipation @ $T_A = 25^\circ\text{C}$	P_D				
		Metal Can	500	600	mW
		Derate above 25°C	2.9	3.4	mW/ $^\circ\text{C}$
		Flat Pack	250	350	mW
Derate above 25°C		1.5	2.0	mW/ $^\circ\text{C}$	

2N3800 thru 2N3817 (continued)

FIGURE 7 — TYPICAL CURRENT-GAIN CHARACTERISTICS









FIGURE 8 — BASE-EMITTER "ON" VOLTAGE versus TEMPERATURE



2N3838 (SILICON)



Pin Connections, Bottom View



CASE 33
(TO-89)

$V_{CEO} = 40\text{ V}$
 $I_C = 600\text{ mA}$
 $P_D = 250\text{ mW one side}$
 350 mW both sides

NPN-PNP complementary-pair silicon annular transistor designed for switching and general purpose amplifier applications.

MAXIMUM RATINGS (each side) ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value		Unit
		One Side	Both Sides	
Collector-Emitter Voltage (Applicable from 0 to 10 mA dc)	V_{CEO}	40		Vdc
Collector-Base Voltage	V_{CB}	60		Vdc
Emitter-Base Voltage	V_{EB}	5.0		Vdc
Collector Current – Continuous	I_C	600		mA dc
Operating Junction Temperature Range	T_J	-65 to +175		$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-65 to +200		$^\circ\text{C}$
Total Device Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	0.25	0.35	Watt
		1.67	2.34	
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	0.7	1.4	Watt
		4.67	9.34	

FIGURE 1 – TURN-ON TIME TEST CIRCUIT





FIGURE 3 – COLLECTOR-EMITTER NONLATCHING VOLTAGE TEST CIRCUIT



2N4937 thru 2N4942 (continued)

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Collector-Emitter Breakdown Voltage ($I_C = 10\text{ mAdc}$, $I_B = 0$)	BV_{CEO}	40	45	-	Vdc
Collector-Base Breakdown Voltage ($I_C = 10\text{ }\mu\text{Adc}$, $I_E = 0$)	BV_{CBO}	50	70	-	Vdc
Emitter-Base Breakdown Voltage ($I_E = 10\text{ mAdc}$, $I_C = 0$)	BV_{EBO}	5.0	5.6	-	Vdc
Collector Cutoff Current ($V_{CB} = 40\text{ Vdc}$, $I_E = 0$)	I_{CBO}	-	2.0	20	nAdc
Emitter Cutoff Current ($V_{BE} = 3.0\text{ Vdc}$, $I_C = 0$)	I_{EBO}	-	3.0	20	nAdc

ON CHARACTERISTICS

DC Current Gain ($I_C = 100\text{ }\mu\text{Adc}$, $V_{CE} = 10\text{ Vdc}$)	h_{FE}	40	-	200	-
($I_C = 1.0\text{ mAdc}$, $V_{CE} = 10\text{ Vdc}$)		50	-	250	
($I_C = 10\text{ mAdc}$, $V_{CE} = 10\text{ Vdc}$)		50	-	250	

SMALL-SIGNAL CHARACTERISTICS

Current-Gain-Bandwidth Product ($I_C = 10\text{ mAdc}$, $V_{CE} = 10\text{ Vdc}$, $f = 100\text{ MHz}$)	f_T	300	400	900	MHz
Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f = 140\text{ kHz}$) Emitter Guarded	C_{cb}	-	3.0	5.0	pF
Input Capacitance ($V_{BE} = 0.5\text{ Vdc}$, $I_C = 0$, $f = 140\text{ kHz}$) Collector Guarded	C_{eb}	-	7.0	10	pF
Input Impedance ($I_C = 1.0\text{ mAdc}$, $V_{CE} = 10\text{ Vdc}$, $f = 1\text{ kHz}$)	h_{ie}	1.0	4.0	10	k Ω
Voltage Feedback Ratio ($I_C = 1.0\text{ mAdc}$, $V_{CE} = 10\text{ Vdc}$, $f = 1\text{ kHz}$)	h_{re}	-	3.0	10	$\times 10^{-4}$
Small-Signal Current Gain ($I_C = 1.0\text{ mAdc}$, $V_{CE} = 10\text{ Vdc}$, $f = 1\text{ kHz}$)	h_{fe}	50	-	-	-
Output Admittance ($I_C = 1.0\text{ mAdc}$, $V_{CE} = 10\text{ Vdc}$, $f = 1\text{ kHz}$)	h_{oe}	5.0	15	50	μmhos
Noise Figure ($I_C = 100\text{ }\mu\text{Adc}$, $V_{CE} = 10\text{ Vdc}$, $R_S = 3.0\text{ k}\Omega$, $f = 10\text{ Hz}$ to 15.7 kHz)	NF	-	-	4.0	dB

MATCHING CHARACTERISTICS

DC Current Gain Ratio ($I_C = 100\text{ }\mu\text{Adc}$ to 1.0 mAdc , $V_{CE} = 10\text{ Vdc}$)	2N4937, 2N4940 2N4938, 2N4941 2N4939, 2N4942	h_{FE1}/h_{FE2}^*	0.9	-	1.0	-
($I_C = 100\text{ }\mu\text{Adc}$ to 1.0 mAdc , $V_{CE} = 10\text{ Vdc}$, $T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$)	2N4937, 2N4940 2N4938, 2N4941 2N4939, 2N4942		0.8 - 0.85 0.7 -	- 0.7 - - 0.6	1.0 1.0 1.0 -	-
Base Voltage Differential ($I_C = 100\text{ }\mu\text{A}$ to 1.0 mAdc , $V_{CE} = 10\text{ Vdc}$)	2N4937, 2N4940 2N4938, 2N4941 2N4939, 2N4942	$V_{BE1} - V_{BE2}$	- - -	- - 5.0	3.0 5.0 -	mVdc
Base Voltage Differential Gradient ($I_C = 100\text{ }\mu\text{Adc}$ to 1.0 mAdc , $V_{CE} = 10\text{ Vdc}$, $T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$)	2N4937, 2N4940 2N4938, 2N4941 2N4939, 2N4942	$\frac{\Delta V_{BE1} - V_{BE2}}{\Delta T_A}$	- - -	- - 20	10 20 -	$\mu\text{V}/^\circ\text{C}$

* The lowest h_{FE} reading is taken as h_{FE1} for this ratio

2N4974 (SILICON)

2N4975

$V_{CE2} = 30 \text{ V}$


$I_C = 1.0 \text{ A}$

$P_D = 0.8 \text{ W}$



PNP silicon annular darlington amplifiers contain two PNP silicon annular transistors connected as a darlington amplifier.

CASE 34A
(TO-12)



The input unit is identified as Unit 1 regardless of terminal numbering.

MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Numerical subscripts refer to unit number

Rating	Symbol	Value	Unit
Collector-Emitter Voltage (Base 1 and Base 2 open)	V_{CE2}	30	Vdc
Collector-Base Voltage	V_{CB1}	40	Vdc
Emitter-Base Voltage	V_{E2B1}	10	Vdc
Collector Current – Continuous	I_C	1.0	Adc
Total Device Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	0.8 4.57	Watt mW/ $^\circ\text{C}$
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	2.5 14.3	Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Typ	Unit
Thermal Resistance, Junction to Case Output Device	θ_{JC}	60	$^\circ\text{C/W}$
Driver Device		85	
Thermal Resistance, Junction to Junction	-	30	$^\circ\text{C/W}$

2N4974, 2N4975 (continued)

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Numerical subscripts refer to unit number, lead 4 open unless otherwise noted.

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Breakdown Voltage * ($I_C = 10\text{ mAdc}$, E_2B_1 termination open)	BV_{CE2}^*	30	40	-	Vdc
Collector-Base Breakdown Voltage ($I_C = 10\text{ }\mu\text{A}$)	BV_{CB1O}	40	50	-	Vdc
Emitter-Base Breakdown Voltage ($I_{B1} = 10\text{ }\mu\text{A}$)	BV_{E2B1O}	10	12.5	-	Vdc
Collector Cutoff Current ($V_{CB1} = 30\text{ Vdc}$)	I_{CB1O}	-	0.5	10	nA
Emitter Cutoff Current ($V_{E2B1} = 5.0\text{ Vdc}$)	I_{E2B1O}	-	0.15	10	nA

ON CHARACTERISTICS

DC Current Gain ($I_C = 1.0\text{ }\mu\text{A}$, $V_{CE2} = 5.0\text{ Vdc}$)	2N4974 2N4975	h_{FE}	5,000 1,000	9,000 4,000	- -	-
($I_C = 1.0\text{ }\mu\text{A}$, $V_{CE2} = 5.0\text{ Vdc}$, $T_A = -55^\circ\text{C}$)	2N4974 2N4975		- -	2,000 1,000	- -	-
($I_C = 10\text{ }\mu\text{A}$, $V_{CE2} = 5.0\text{ Vdc}$)	2N4974 2N4975		10,000 5,000	15,000 9,000	- -	-
($I_C = 10\text{ }\mu\text{A}$, $V_{CE2} = 5.0\text{ Vdc}$, $T_A = -55^\circ\text{C}$)	2N4974 2N4975		- -	3,500 2,000	- -	-
($I_C = 100\text{ }\mu\text{A}$, $V_{CE2} = 5.0\text{ Vdc}$)	2N4974 2N4975		20,000 10,000	30,000 20,000	- -	-
($I_C = 1.0\text{ mA}$, $V_{CE2} = 5.0\text{ Vdc}$)	2N4974 2N4975		25,000 15,000	50,000 30,000	- -	-
($I_C = 10\text{ mA}$, $V_{CE2} = 5.0\text{ Vdc}$)*	2N4974 2N4975		30,000 15,000	60,000 30,000	150,000 75,000	-
($I_C = 10\text{ mA}$, $V_{CE2} = 5.0\text{ Vdc}$, $T_A = -55^\circ\text{C}$)*	2N4974 2N4975		- -	15,000 10,000	- -	-
($I_C = 100\text{ mA}$, $V_{CE2} = 5.0\text{ Vdc}$)*	2N4974 2N4975		25,000 15,000	50,000 30,000	- -	-
($I_C = 500\text{ mA}$, $V_{CE2} = 5.0\text{ Vdc}$)*	2N4974 2N4975		15,000 5,000	25,000 10,000	- -	-
($I_C = 1.0\text{ A}$, $V_{CE2} = 5.0\text{ Vdc}$)*	2N4974 2N4975		2,000 1,000	4,000 2,000	- -	-
Collector-Emitter Saturation Voltage * ($I_C = 500\text{ mA}$, $I_{B1} = 1.0\text{ mA}$)		$V_{CE2(sat)}^*$	-	1.4	2.0	Vdc
Base-Emitter Voltage * ($I_C = 500\text{ mA}$, $I_{B1} = 1.0\text{ mA}$)		V_{B1E2}^*	-	2.0	2.7	Vdc

DYNAMIC CHARACTERISTICS

Current-Gain - Bandwidth Product ($I_C = 20\text{ mA}$, $V_{CE2} = 5.0\text{ Vdc}$, $f = 100\text{ MHz}$)		f_T	175	275	-	MHz
Output Capacitance ($V_{CB1} = 10\text{ Vdc}$, $I_{E2} = 0$, $f = 140\text{ kHz}$)		C_{ob1}	-	4.0	8.0	pF
Small-Signal Current Gain ($I_C = 1.0\text{ mA}$, $V_{CE} = 5.0\text{ Vdc}$, $f = 1.0\text{ kHz}$)	2N4974 2N4975	h_{fe}	25,000 15,000	- -	- -	-
Noise Figure ($I_C = 1.0\text{ mA}$, $V_{CB1} = 10\text{ Vdc}$, $R_S = 10\text{ k ohms}$, $BW = 15.7\text{ kHz}$)		NF	-	3.0	6.0	dB

* Pulse Test: Pulse width $\leq 300\text{ }\mu\text{s}$, duty cycle $\leq 2\%$

MRD200 (SILICON)

$V_{CEO} = 50\text{ V}$
 $P_D = 50\text{ mW}$




NPN silicon high sensitivity photo detector designed for use in circuits requiring high radiation sensitivity, stable characteristics, and high-density mounting.

CASE 81

MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Rating (NOTE 1)	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	50	Volts
Emitter-Collector Voltage	V_{ECO}	7.0	Volts
Total Device Dissipation @ $T_A = 25^\circ\text{C}$	P_D	50	mW
Derate above 25°C		0.5	mW/ $^\circ\text{C}$
Operating Junction Temperature Range	T_J	-65 to +125	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-65 to +150	$^\circ\text{C}$

FIGURE 1 — COLLECTOR-EMITTER SENSITIVITY



MRD200 (continued)

STATIC ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristics (NOTE 1)	Fig. No.	Symbol	Min	Typ	Max	Units
Collector Dark Current ($V_{CC} = 20\text{ V}$; $R_L = 100\text{ ohms}$) (Note 3) $T_A = 25^\circ\text{C}$ $T_A = 100^\circ\text{C}$	—	I_{CEO}	— —	— 10	0.025 —	μA
Collector-Emitter Breakdown Voltage ($I_C = 100\ \mu\text{A}$)	—	BV_{CEO}	50	—	—	Volts
Emitter-Collector Breakdown Voltage ($I_E = 100\ \mu\text{A}$)	—	BV_{ECO}	7.0	—	—	Volts

OPTICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristics (NOTE 1)	Fig. No.	Symbol	Min	Typ	Max	Units
Collector-Emitter Radiation Sensitivity ($V_{CC} = 20\text{ V}$; $R_L = 100\text{ ohms}$) (Note 2)	1	S_{RCE}	0.25	0.5	—	mA/mW/cm^2
Collector-Emitter Illumination Sensitivity ($V_{CC} = 20\text{ V}$; $R_L = 100\text{ ohms}$) (Note 4)	—	S_{ICE}	2.0	5.0	—	$\mu\text{A/lum/ft}^2$
Photo Current Saturated Rise Time (Note 5)	4	$t_{r(\text{sat})}$	—	1.0	—	μs
Photo Current Saturated Fall Time (Note 5)	4	$t_{f(\text{sat})}$	—	10	—	μs
Photo Current Rise Time (Note 6)	4	t_r	—	—	2.5	μs
Photo Current Fall Time (Note 6)	4	t_f	—	—	4.0	μs
Wavelength of Maximum Sensitivity	—	$\lambda_S(\text{typ})$	—	0.8	—	Microns

NOTES:

1. No base terminal available.
2. Radiation flux density (H) equal to 5.0 mW/cm^2 emitted from a tungsten source at a color temperature of 2870°K .
3. Measured under dark conditions. ($H \approx 0$)
4. Luminous flux density (E) equal to 100 lumens/ft^2 . (100 ft. -candles)
5. For saturated rise time measurements, radiation is provided by a pulsed xenon arc lamp with a pulse width of approximately 1.0 microsecond (see Figure 4).
6. For unsaturated rise time measurements, radiation is provided by a pulsed GaAs (gallium-arsenide) light-emitting diode ($\lambda \approx 0.9\text{ microns}$) with a pulse width equal or greater than 10 microseconds (see Figure 4).

MRD200 (continued)

TYPICAL ELECTRICAL CHARACTERISTICS








FIGURE 4 — PULSE RESPONSE TEST CIRCUIT



MRD300 (SILICON)

$V_{CEO} = 50\text{ V}$
 $P_D = 0.25\text{ W}$




NPN silicon high sensitivity photo transistor designed for use in circuits requiring high radiation sensitivity and stable characteristics.

CASE 82

MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

RATING (NOTE 2)	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	50	Volts
Emitter-Collector Voltage	V_{ECO}	7.0	Volts
Collector-Base Voltage	V_{CBO}	80	Volts
Total Device Dissipation @ $T_A = 25^\circ\text{C}$	P_D	0.25	Watt
Derate above 25°C		1.43	mW/ $^\circ\text{C}$
Operating Junction and Storage Temperature Range	T_J, T_{stg}	-65 to +200	$^\circ\text{C}$

FIGURE 1 — COLLECTOR-EMITTER SENSITIVITY



MRD300 (continued)

STATIC ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristics	Fig. No.	Symbol	Min	Typ	Max	Units
Collector Dark Current ($V_{CC} = 20\text{ V}$; $R_L = 100\text{ ohms}$; Base Open) (Note 2) $T_A = 25^\circ\text{C}$ $T_A = 100^\circ\text{C}$	—	I_{CEO}	— —	— 10	0.025 —	μA
Collector-Base Breakdown Voltage ($I_C = 100\text{ }\mu\text{A}$; Emitter Open)	—	BV_{CBO}	80	—	—	Volts
Collector-Emitter Breakdown Voltage ($I_C = 100\text{ }\mu\text{A}$; Base Open)	—	BV_{CEO}	50	—	—	Volts
Emitter-Collector Breakdown Voltage ($I_E = 100\text{ }\mu\text{A}$; Base Open)	—	BV_{ECO}	7.0	—	—	Volts

OPTICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristics	Fig. No.	Symbol	Min	Typ	Max	Units
Collector-Emitter Radiation Sensitivity ($V_{CC} = 20\text{ V}$; $R_L = 100\text{ ohms}$; Base Open) (Note 1)	—	S_{RCEO}	0.8	1.6	—	mA/mW/cm^2
Collector-Base Radiation Sensitivity ($V_{CC} = 20\text{ V}$; $R_L = 100\text{ ohms}$; Emitter Open) (Note 1)	—	S_{RCBO}	1.4	—	—	$\mu\text{A/mW/cm}^2$
Collector-Emitter Illumination Sensitivity ($V_{CC} = 20\text{ V}$; $R_L = 100\text{ ohms}$; Base Open) (Note 3)	—	S_{ICEO}	4.0	10	—	$\mu\text{A/lum/ft}^2$
Collector-Base Illumination Sensitivity ($V_{CC} = 20\text{ V}$; $R_L = 100\text{ ohms}$; Emitter Open) (Note 3)	—	S_{ICBO}	0.01	—	—	$\mu\text{A/lum/ft}^2$
Photo Current Saturated Rise Time (Note 4)	4	$t_{r(\text{sat})}$	—	1.0	—	μs
Photo Current Saturated Fall Time (Note 4)	4	$t_{f(\text{sat})}$	—	10	—	μs
Photo Current Rise Time (Note 5)	4	t_r	—	—	2.5	μs
Photo Current Fall Time (Note 5)	4	t_f	—	—	4.0	μs
Angular Alignment (Note 6)	6	θ	—	—	10	Degrees
Wavelength of Maximum Sensitivity	—	$\lambda S(\text{typ})$	—	0.8	—	Microns

NOTES:

1. Radiation Flux Density (H) equal to 5.0 mW/cm^2 emitted from a tungsten source at a color temperature of 2870°K .
2. Measured under dark conditions. ($H \approx 0$)
3. Luminous flux density (E) equal to 100 lumens/ft^2 . (100 ft.-candles)
4. For saturated rise time measurements, radiation is provided by a pulsed xenon arc lamp with a pulse width of approximately 1.0 microsecond (see Figure 4).
5. For unsaturated rise time measurements, radiation is provided by a pulsed GaAs (gallium-arsenide) light-emitting diode ($\lambda \approx 0.9\text{ microns}$) with a pulse width equal or greater than 10 microseconds (see Figure 4).
6. Angular deviation from central axis of device within which the photo current will reach a maximum value.

MRD300 (continued)

TYPICAL ELECTRICAL CHARACTERISTICS

FIGURE 2 — COLLECTOR-EMITTER CHARACTERISTICS




FIGURE 3 — PHOTO CURRENT vs TEMPERATURE




FIGURE 4 — PULSE RESPONSE TEST CIRCUIT





FIGURE 5 — BASE CURRENT vs RADIATION EQUIVALENT






FIGURE 6 — ANGULAR ALIGNMENT



MPZ5-16 (SILICON)

MPZ5-32

MPZ5-180



CASE 119

Silicon power transient suppressor designed for applications requiring protection of voltage sensitive electronic devices in danger of destruction by high energy voltage transients. Individual cells are matched to insure current-sharing under high current pulse conditions.

MAXIMUM RATINGS

Transient Power Dissipation: 5.0 kW

Pulse Width: 1.0 ms

DC Power Dissipation: 350 Watts @ $T_C = 25^\circ\text{C}$
(Derate 2.33 W/ $^\circ\text{C}$ above 25°C)

Operating Junction & Storage Temperature

Range: -65°C to $+175^\circ\text{C}$

Polarity:

Anode-to-Case is Standard

Cathode-to-Case Available Upon Request

MPZ5 - SERIES (continued)

ELECTRICAL CHARACTERISTICS (T_c = 25°C)

Type	Nominal* Operating Voltage		Maximum Clamping Factor $C_F = \frac{V_Z(\max)}{V_Z(\min)}$	Minimum Zener Voltage		Maximum Zener Voltage Pulse Width = 1.0 ms		Maximum Reverse Current $I_R(\max)$ @ V _R = V _{OP(PK)} μA	Typical Capacitance C (typ) @ V _R = V _{OP(PK)} μF
	V _{OP(PK)} Vdc	V _{OP(RMS)} Vdc		V _{Z(min)} Vdc	@ I _{ZT} Adc	V _{Z(max)} Vdc	@ I _Z Adc		
MPZ5-16A	14	10	1.5	16	0.4	24	200	50	.025
-16B	14	10	1.25	16	0.4	20	200		.025
-32A	28	20	1.56	32	0.2	50	100		.011
-32B	28	20	1.4	32	0.2	45	100		.011
-32C	28	20	1.25	32	0.2	40	100		.011
-180A	165	117	1.39	180	0.03	250	20		.0012
-180B	165	117	1.25	180	0.03	225	20	.0012	
-180C	165	117	1.14	180	0.03	205	20	.0012	

* Nominal operating voltage defined as normal input voltage to device. If non-sinusoidal wave or dc input is present, peak voltage input values (V_{OP(PK)}) should be used to select type.

FIGURE 1 — PEAK SURGE POWER





FIGURE 2 — TYPICAL DYNAMIC ZENER VOLTAGE CHARACTERISTICS*



* Figure 2 is intended to demonstrate the sharpness of the voltage breakdown characteristic of individual devices, and indicates the voltage overshoot.

$$\Delta V_Z = V_Z @ I_{Z(\text{pulse})} - V_Z(\text{actual}) @ I_{ZT}$$



VARACTORS

**THE FOLLOWING VARACTORS
ARE CHARACTERIZED IN THIS SECTION**

1N5150A	MV1720
1N5152A	thru
1N5153A	MV1750
1N5155A	MV1812A
1N5156	MV1812B
1N5157	
MV1620	
thru	
MV1650	


1N5150A (SILICON)
1N5152A
1N5153A
1N5155A

$V_R = 35-80\text{ V}$
 $I_F = 200-1000\text{ mA}$
 $P_D = 8.75-29.2\text{ W}$

Silicon high-frequency step-recovery power varactor devices optimized for critical multiplier applications requiring tight control of junction capacitance and power dissipation.



CASE 46



CASE 47

1N5152A
MV1808B1

1N5155A
MV1810B1

1N5150A
MV1807C1

1N5153A
MV1808C1

MAXIMUM RATINGS

Rating	Symbol	1N5150A	1N5152A	1N5153A	1N5155A	Unit
Reverse Voltage	V_R	80	75	75	35	Vdc
Forward Current	I_F	1000	250	250	200	mAdc
RF Power Input	P_{in}	40	15	15	7.0	Watts
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	29.2 167	11.7 66.7	11.7 66.7	8.75 50	Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	← -65 to +200 →				$^\circ\text{C}$

1N5150A, 52A, 53A, 55A (continued)

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted).

Characteristics	Symbol	Min	Typ	Max	Unit
Reverse Breakdown Voltage ($I_R = 10 \mu\text{A dc}$)	BV_R	80	-	-	Vdc
1N5150A		75	-	-	
1N5152A, 1N5153A		35	-	-	
1N5155A					
Reverse Current ($V_R = 70 \text{ Vdc}$)	I_R	-	-	2.0	$\mu\text{A dc}$
($V_R = 70 \text{ Vdc}$, $T_A = 150^\circ\text{C}$)		-	-	100	
($V_R = 60 \text{ Vdc}$)		-	-	1.0	
1N5152A, 1N5153A		-	-	100	
($V_R = 60 \text{ Vdc}$, $T_A = 150^\circ\text{C}$)		-	-	1.0	
1N5155A		-	-	100	
($V_R = 26 \text{ Vdc}$, $T_A = 150^\circ\text{C}$)		-	-	100	
Series Resistance ($V_R = 6.0 \text{ Vdc}$, $f = \text{self-resonant frequency}$)	R_S	-	0.25	-	Ohms
1N5150A		-	0.5	-	
1N5152A, 1N5153A		-	0.9	-	
1N5155A					
Series Inductance	L_S	-	1.5	-	nH
1N5150A		-	0.8	-	
1N5152A		-	1.7	-	
1N5153A		-	0.9	-	
1N5155A					
Diode Capacitance ($C_J + C_C$) ($V_R = 6.0 \text{ Vdc}$, $f = 1.0 \text{ MHz}$)	C_T	10.8	-	13.2	pF
1N5150A		5.4	-	6.6	
1N5152A		5.8	-	7.0	
1N5153A		1.71	-	2.09	
1N5155A					
Figure of Merit ($V_R = 6.0 \text{ Vdc}$, $f = 50 \text{ MHz}$)	Q	-	800	-	-
1N5150A		-	1100	-	
1N5152A, 1N5153A		-	1700	-	
1N5155A					
Thermal Resistance	θ_{JC}	-	-	6.0	$^\circ\text{C/W}$
1N5150A		-	-	15	
1N5152A, 1N5153A		-	-	20	
1N5155A					

FUNCTIONAL TEST

1N5150A

RF Power Output	$P_{in} = 37 \text{ W}$, $f_{in} = 500 \text{ MHz}$,	P_{out}	25.1	-	-	Watts
Doubling Efficiency	$f_{out} = 1.0 \text{ GHz}$	η	68	-	-	%

1N5152A, 1N5153A

RF Power Output	$P_{in} = 12 \text{ W}$, $f_{in} = 1.0 \text{ GHz}$,	P_{out}	7.2	-	-	Watts
Doubling Efficiency	$f_{out} = 2.0 \text{ GHz}$	η	60	-	-	%

1N5155A

RF Power Output	$P_{in} = 5.0 \text{ W}$, $f_{in} = 2.0 \text{ GHz}$,	P_{out}	2.0	-	-	Watts
Tripling Efficiency	$f_{out} = 6.0 \text{ GHz}$	η	40	-	-	%

For typical curves and test circuits, see the following data sheets: 1N5149-1N5150, 1N5151 thru 1N5153, and 1N5154-1N5155.

IN5156 (SILICON)
(MV1812A)
IN5157
(MV1812B)

$V_R = 20 \text{ V}$
 $I_F = 160 \text{ mA}$
 $P_D = 3.25 \text{ W}$

cathode



CASE 46

cathode



CASE 48

Silicon high-frequency step-recovery power varactors; epitaxial passivated devices designed for multiplier applications from 1 to 13 GHz with 1 watt minimum power output guaranteed at 10 GHz.

AVAILABLE IN
PILL PACKAGE
ON SPECIAL REQUEST

MAXIMUM RATINGS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Reverse Voltage	V_R	20	Vdc
Forward Current	I_F	160	mAdc
RF Power Input	P_{in}	5.0	Watts
Total Device Dissipation @ $T_C = 75^\circ\text{C}$ Derate above 75°C	P_D	3.25 26	Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200	$^\circ\text{C}$

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)


Characteristic	Conditions	Symbol	Min	Typ	Max	Unit
Reverse Breakdown Voltage	$I_R = 10 \mu\text{A}$ dc	BV_R	20	—	—	Vdc
Reverse Current	$V_R = 16 \text{ Vdc}$ $V_R = 16 \text{ Vdc}, T_A = 150^\circ\text{C}$	I_R	— —	—	0.1 100	μA dc
Series Resistance	$V_R = 6.0 \text{ Vdc}, f = 50 \text{ MHz}$	R_S	—	1.1	—	Ohms
Diode Capacitance	$V_R = 6.0 \text{ Vdc}, f = 1.0 \text{ MHz}$	C_T	0.6	—	1.0	pF
Figure of Merit	$V_R = 6.0 \text{ Vdc}, f = 50 \text{ MHz}$	Q	—	3600	—	—
Thermal Resistance		θ_{JC}	—	—	38.5	$^\circ\text{C}/\text{W}$

FUNCTIONAL TEST

RF Power Output	$P_{in} = 2.6 \text{ watts}, f_{in} = 5.0 \text{ GHz}$	P_{out}	1.0	—	—	Watt
Doubling Efficiency	$f_{out} = 10 \text{ GHz}$	η	38.5	—	—	%

MV1620 thru MV1650

$V_R = 20\text{ V}$
 $I_F = 250\text{ mA}$
 $Q = 150\text{ to }300$



Silicon Epicap diodes, epitaxial passivated tuning diodes designed for AFC applications in radio, TV, and general electronic-tuning.

CASE 51
(DO-7)

MAXIMUM RATINGS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Reverse Voltage	V_R	20	Volts
Forward Current	I_F	250	mA
Device Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	400 2.67	mW mW/ $^\circ\text{C}$
Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	2 13.3	Watts mW/ $^\circ\text{C}$
Junction Temperature	T_J	+175	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-65 to +200	$^\circ\text{C}$

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic - All Types	Test Conditions	Symbol	Min	Typ	Max	Unit
Reverse Breakdown Voltage	$I_R = 10\ \mu\text{A dc}$	BV_R	20	—	—	Vdc
Reverse Voltage Leakage Current	$V_R = 15\text{ Vdc}$	I_R	—	—	0.1	$\mu\text{A dc}$
Series Inductance	$f = 250\text{ MHz}$, lead length = $1/16''$	L_S	—	5.0	10	nH
Case Capacitance	$f = 1\text{ MHz}$, lead length = $1/16''$	C_C	—	0.25	0.3	pF

Device	C_T , Diode Capacitance $V_R = 4\text{ Vdc}$, $f = 1\text{ MHz}$ pF			Q, Figure of Merit $V_R = 4\text{ Vdc}$, $f = 50\text{ MHz}$	TR, Tuning Ratio C_2 / C_{20} $f = 1\text{ MHz}$	
	Min	Nom	Max		Min	Max
MV1620	6.1	6.8	7.5	300	2.0	3.2
MV1622	7.4	8.2	9.0	300	2.0	3.2
MV1624	9.0	10.0	11.0	300	2.0	3.2
MV1626	10.8	12.0	13.2	300	2.0	3.2
MV1628	13.5	15.0	16.5	250	2.0	3.2
MV1630	16.2	18.0	19.8	250	2.0	3.2
MV1632	18.0	20.0	22.0	250	2.0	3.2
MV1634	19.8	22.0	24.2	250	2.0	3.2
MV1636	24.3	27.0	29.7	200	2.0	3.2
MV1638	29.7	33.0	36.3	200	2.0	3.2
MV1640	35.1	39.0	42.9	200	2.0	3.2
MV1642	42.3	47.0	51.7	200	2.0	3.2
MV1644	50.4	56.0	61.6	150	2.0	3.2
MV1646	61.2	68.0	74.8	150	2.0	3.2
MV1648	73.8	82.0	90.2	150	2.0	3.2
MV1650	90.0	100.0	110.0	150	2.0	3.2

TR, Tuning Ratio, is the ratio of C_T measured at 2 Vdc divided by C_T measured at 20 Vdc.

MV1720 thru MV1750

$V_R = 30\text{ V}$
 $I_F = 250\text{ mA}$
 $Q = 250\text{-}500$



CASE 51
(DO-7)

Silicon Epicap diodes, epitaxial passivated tuning diodes designed for VHF and UHF electronic tuning, FM, AFC and harmonic-generation applications, providing solid-state reliability to replace mechanical tuning methods.

MAXIMUM RATINGS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Reverse Voltage	V_R	30	Volts
Forward Current	I_F	250	mA
RF Power Input †	P_{in}	5.0	Watts
Device Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	400 2.67	mW mW/ $^\circ\text{C}$
Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_C	2.0 13.3	Watts mW/ $^\circ\text{C}$
Junction Temperature	T_J	+175	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-65 to +200	$^\circ\text{C}$

† Adequate heat sinking must be provided.

MV1720 thru MV1750 (continued)

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Characteristic—All Types	Test Conditions	Symbol	Min	Typ	Max	Unit
Reverse Breakdown Voltage	I _R = 10 μA dc	B _{VR}	30	—	—	Vdc
Reverse Voltage Leakage Current	V _R = 25 Vdc, T _A = 25°C V _R = 25 Vdc, T _A = 150°C	I _R	— —	— —	0.02 20	μA dc
Series Inductance	f = 250 MHz, lead length = 1/16"	L _S	—	5.0	—	nH
Case Capacitance	f = 1 MHz, lead length = 1/16"	C _C	—	0.25	—	pF
Diode Capacitance Temperature Coefficient	V _R = 4 Vdc, f = 1 MHz	TC _C	—	200	300	ppm/°C

Device	C _T , Diode Capacitance V _R = 4 Vdc, f = 1 MHz pF			TR, Tuning Ratio C ₂ /C ₃₀ f = 1 MHz		Q, Figure of Merit V _R = 4 Vdc f = 50 MHz
	Min	Nom	Max	Min	Max	Min
MV1720	6.1	6.8	7.5	2.80	3.80	500
MV1722	7.4	8.2	9.0	2.80	3.80	500
MV1724	9.0	10.0	11.0	2.80	3.80	500
MV1726	10.8	12.0	13.2	3.00	4.00	450
MV1728	13.5	15.0	16.5	3.00	4.00	450
MV1730	16.2	18.0	19.8	3.00	4.00	450
MV1732	18.0	20.0	22.0	3.20	4.20	400
MV1734	19.8	22.0	24.2	3.20	4.20	400
MV1736	24.3	27.0	29.7	3.20	4.20	400
MV1738	29.7	33.0	36.3	3.20	4.20	350
MV1740	35.1	39.0	42.9	3.20	4.20	350
MV1742	42.3	47.0	51.7	3.20	4.20	300
MV1744	50.4	56.0	61.6	3.20	4.20	300
MV1746	61.2	68.0	74.8	3.20	4.20	250
MV1748	73.8	82.0	90.2	3.20	4.20	250
MV1750	90.0	100.0	110.0	3.20	4.20	250

PARAMETER TEST METHODS

1. L_S, SERIES INDUCTANCE

L_S is measured on a shorted package at 250 MHz using an impedance bridge (Boonton Radio Model 250A RX Meter or equivalent).

2. C_C, CASE CAPACITANCE

C_C is measured on an open package at 1 MHz using a capacitance bridge (Boonton Electronics Model 75A or equivalent).

3. C_T, DIODE CAPACITANCE

(C_T = C_C + C_D). C_T is measured at 1 MHz using a capacitance bridge (Boonton Electronics Model 75A or equivalent).

4. TR, TUNING RATIO

TR is the ratio of C_T measured at 2 Vdc divided by C_T measured at 30 Vdc.

5. Q, FIGURE OF MERIT

Q is calculated by taking the G and C readings of an admittance bridge at the specified frequency and substituting in the following equations:

$$Q = \frac{2\pi fC}{G}$$

(Boonton Electronics Model 33ASB or equivalent).

6. TC_C, DIODE CAPACITANCE TEMPERATURE COEFFICIENT

TC_C is guaranteed by comparing C_T at V_R = 4 Vdc, f = 1 MHz, T_A = -65°C with C_T at V_R = 4 Vdc, f = 1 MHz, T_A = +85°C in the following equation, which defines TC_C:

$$TC_C = \left| \frac{C_T(+85^\circ\text{C}) - C_T(-65^\circ\text{C})}{85 + 65} \right| \cdot \frac{10^4}{C_T(25^\circ\text{C})}$$

MV1720 thru MV1750 (continued)

FIGURE 1 — DIODE CAPACITANCE versus REVERSE VOLTAGE




FIGURE 2 — FIGURE OF MERIT versus REVERSE VOLTAGE




FIGURE 3 — NORMALIZED DIODE CAPACITANCE versus JUNCTION TEMPERATURE




FIGURE 4 — NORMALIZED FIGURE OF MERIT versus JUNCTION TEMPERATURE




FIGURE 5 — REVERSE CURRENT versus REVERSE BIAS VOLTAGE





FIGURE 6 — FIGURE OF MERIT versus FREQUENCY



MV1720 thru MV1750 (continued)


EPICAP VOLTAGE-VARIABLE CAPACITANCE DIODE DEVICE CONSIDERATIONS

A. EPICAP NETWORK PRESENTATION

The equivalent circuit in Figure 7 shows the voltage capacitance and parasitic elements of an EPICAP diode. For design purposes at all but very high and very low frequencies, L_s , R_s , and C_c can be neglected. The simplified equivalent circuit of Figure 8 represents the diode under these conditions.

Definitions:

- C_j — Voltage-Variable Junction Capacitance
- R_s — Series Resistance (semiconductor bulk, contact, and lead resistance)
- C_c — Case Capacitance
- L_s — Series Inductance
- R_j — Voltage-Variable Junction Resistance (negligible above 100 kHz)



B. EPICAP CAPACITANCE vs REVERSE BIAS VOLTAGE

The most important design characteristic of an EPICAP diode is the C_j versus V_r variation as shown in equations 1 and 2. Since the designer is primarily interested in the slope of C_j versus V_r , the C_c , C_o , ϕ , and γ characteristics have been encompassed by the simplified equation 3. Min/max limits on α can be guaranteed over a specified V_r range.

$$C_r = C_c + C_j \quad (1)$$

$$C_r = C_c + \frac{C_o}{\left(1 + \frac{V_r}{\phi}\right)^\gamma} \quad (2)$$

$C_o = C_j$ at $V_r = 0$ $V_r =$ Reverse Bias
 $\phi =$ Contact Potential, $\phi \approx 0.6$ Volt $\gamma = C_j$ slope, $\gamma \approx 0.5$

$$C_r = \frac{K}{V_r^\alpha} \quad (3)$$

C. EPICAP CAPACITANCE vs FREQUENCY

Variations in EPICAP effective capacitance, as a function of operating frequency, can be derived from a simplified equivalent circuit similar to that of Figure 7, but neglecting R_s and R_j . The admittance expression for such a circuit is given in equation 4. Examination of equation 4 yields the following information:

At low frequencies, $C_{eq} \approx C_j$; at very high frequencies ($f \approx \infty$) $C_{eq} \approx C_c$.

As frequency is increased from 1 MHz, C_{eq} increases until it is maximum at $\omega^2 = 1/L_s C_j$; and as ω^2 is increased from $1/L_s C_j$ toward infinity, C_{eq} increases from a very negative capacitance (inductance) toward $C_{eq} = C_c$, a positive capacitance.

Very simple calculations for C_{eq} at higher frequencies indicate the problems encountered when capacity measurements are made above 1 MHz. As ω approaches $\omega_c = 1/\sqrt{L_s C_j}$, small variations in L_s cause extreme variations in measured diode capacitance.

$$Y = j\omega C_{eq} = j\omega C_c + \frac{j\omega C_j}{1 - \omega^2 L_s C_j} \quad (4)$$

D. EPICAP FIGURE OF MERIT (Q) AND CUTOFF FREQUENCY (f_{co})

The efficiency of EPICAP response to an input frequency is related to the Figure of Merit of the device as defined in equation 5. For very low frequencies, equation 6 applies whereas at high frequencies, where R_j can be neglected, equation 5 may be rewritten into the familiar form of equation 7.

Another useful parameter for EPICAP devices is the cutoff frequency (f_{co}), and is the frequency point where Q is equal to 1. Equation 8 gives this relationship.

$$Q = \frac{X_{sm}}{R_{sm}} \quad (5)$$

$$Q_{cr} = \frac{\omega C_j R_j^2}{R_j + R_s(1 + \omega^2 C_j^2 R_s^2)} \quad (6)$$

$$Q_{cr} = \frac{1}{\omega R_s C_{eq}} \quad (7)$$

$$f_{co} = Q_{f=1} = \frac{1}{2\pi R_s C_{eq}} \quad (8)$$

E. HARMONIC GENERATION USING EPICAPS

Efficient harmonic generation is possible with Motorola EPICAPS because of their high cutoff frequency and breakdown voltage. Since EPICAP junction capacitance varies inversely with the square root of the breakdown voltage, harmonic generator performance can be accurately predicted from various idealized models. Equation 9 gives the level of maximum input power for the EPICAP and equation 10 gives the relationships governing EPICAP circuit efficiency. In these equations, adequate heat sinking has been assumed.

$$P_{out(max)} = \frac{M(BV_r + \phi)^2}{R_s} \frac{f_{co}}{f_c} \quad (9)$$

$$M(x2) = 0.0285; M(x3) = 0.0241; M(x4) = 0.196$$

$$\text{Eff} = 1 - N \frac{f_{out}}{f_{in}} \quad (10)$$

$$N(x2) = 20.8; N(x3) = 34.8; N(x4) = 62.5$$

M and N are Constants



INTEGRATED CIRCUITS

THE FOLLOWING INTEGRATED CIRCUITS ARE INCLUDED IN THIS SECTION

MC312A	Dual 3-Input Gate	13- 3
MC316	Lamp Driver	13- 5
MC317	MECL-to-Saturated Logic Translator	13- 6
MC318	Saturated Logic-to-MECL Dual Translator	13- 7
MC660P	MHTL Dual 4-Input Gates	13- 8
MC661P	MHTL Dual 4-Input Gates	13- 8
MC663P	MHTL Flip-Flops	13-10
MC664P	MHTL Flip-Flops	13-10
MC700P Series	MRTL	13-16
MC934F/834F, P	MDTL Hex Inverter	13-24
MC936F/836F, P	MDTL Hex Inverter	13-26
MC937F/837F, P	MDTL Hex Inverter	13-28
MC946G/846G	MDTL Quad Inverter	13-30
MC949F/849F, P	MDTL Quad 2-Input	13-32
MC949G/849G	MDTL Quad Inverter	13-34
MC950F, G/850F, G, P	MDTL Pulse Triggered Binary	13-36
MC951F, G/851F, G, P	MDTL Monostable Multivibrator	13-38
MC952/852	MDTL Dual J-K Flip-Flops	13-40
MC953/853	MDTL Dual J-K Flip-Flops	13-40
MC955/855	MDTL Dual J-K Flip-Flops	13-40
MC956/856	MDTL Dual J-K Flip-Flops	13-40
MC961F/861F, P	MDTL Expandable Dual 4-Input "NAND/NOR" Gates	13-48
MC961G/861G	MDTL Expandable Dual 2-3 Input "NAND/NOR" Gates	13-50
MC962G/862G	MDTL Dual 2-Input "NAND/NOR" Gate plus Inverter	13-52
MC963F/863F, P	MDTL Triple 3-Input "NAND/NOR" Gates	13-54
MC963G/863G	MDTL Dual 2-Input "NAND/NOR" Gate plus Inverter	13-56
MC1124P	MOS Frequency Divider	13-58
MC1302P	Dual Preamplifier	13-61
MC1433	Operational Amplifier	13-63
MC1529G/1429G	Differential Amplifiers	13-65
MC1552G/1553G	Video Amplifier	13-68
MC1554G	1-Watt Power Amplifier	13-72
MC1709	Operational Amplifier	13-76
MC1709C	Operational Amplifier	13-80
MC1710	Differential Voltage Comparator	13-82

MECL MC300 SERIES INTEGRATED CIRCUITS

The following five pages contain specifications for the most recent additions to the MECL MC300 series integrated circuits.

These are:

MC312A	Dual 3-Input Gate
MC316	Lamp Driver
MC317	MECL-to-Saturated Logic Translator
MC318	Saturated Logic-to-MECL Dual Translator


The entire line is completely characterized in the latest MECL MC300 Series (DS 9044 R2) brochure or can be found in the Integrated Circuits Section or the Late Addition Section of the 2nd Edition Data Book.

MC312A

DUAL 3-INPUT GATE




CASE 71
SUFFIX G




(TO-91)
CASE 72
SUFFIX F


Dual 3-input gate that provides the positive logic "NOR" function, and features an internal bias driver.




SWITCHING TIME TEST CIRCUIT




PROPAGATION DELAY




RISE AND FALL TIME



TYPICAL INPUT CHARACTERISTICS



TYPICAL OUTPUT CHARACTERISTICS




MC312A (Continued)

ELECTRICAL CHARACTERISTICS

Characteristic	Test Conditions				Test Limits						Unit				
	V _{dc} ± 1%														
	V _{ih} Pin No	V _{i,max} Pin No	V _L Pin No	V _{EE} Pin No	-55°C		+25°C		+125°C						
@ Test Temperature	-55°C	-0.945	-1.450	-5.20											
	+25°C	-0.690	-0.795	-1.350	-5.20										
	+125°C	-	-0.655	-1.300	-5.20										
Power Supply Drain Current	—	—	—	1,2,6,7,8,9,10	—	—	—	17.7	—	—	18.4	mAdc			
Input Current	1	—	—	2,6,7,8,9,10	—	—	—	—	100	—	—	μAdc			
	6	—	—	1,2,6,7,8,9,10	—	—	—	—	—	—	—	↓			
	7	—	—	1,2,6,7,8,9,10	—	—	—	—	—	—	—	↓			
	8	—	—	1,2,6,7,8,9,10	—	—	—	—	—	—	—	↓			
	9	—	—	1,2,6,7,8,9,10	—	—	—	—	—	—	—	↓			
	10	—	—	1,2,6,7,8,9	—	—	—	—	—	—	—	↓			
"NOR" Logical "1" Output Voltage	—	—	6	1,2,7,8,9,10	—	—	3	V _i (5)	-0.825	-0.945	-0.690	-0.795	-0.525	-0.655	V _{dc}
	—	—	7	1,2,6,8,9,10	—	—	3	V _i (6)	—	—	—	—	—	—	↓
	—	—	8	1,2,6,7,9,10	—	—	3	V _i (7)	—	—	—	—	—	—	↓
	—	—	1	2,6,7,8,9,10	—	—	3	V _i (8)	—	—	—	—	—	—	↓
	—	—	9	1,2,6,7,8,10	—	—	3	V _i (9)	—	—	—	—	—	—	↓
	—	—	10	1,2,6,7,8,9	—	—	3	V _i (10)	—	—	—	—	—	—	↓
"NOR" Logical "0" Output Voltage	—	—	6	1,2,7,8,9,10	—	—	3	V _e (5)	-1.560	-1.850	-1.465	-1.750	-1.340	-1.675	V _{dc}
	—	—	7	1,2,6,8,9,10	—	—	3	V _e (6)	—	—	—	—	—	—	↓
	—	—	8	1,2,6,7,9,10	—	—	3	V _e (7)	—	—	—	—	—	—	↓
	—	—	1	2,6,7,8,9,10	—	—	3	V _e (8)	—	—	—	—	—	—	↓
	—	—	9	1,2,6,7,8,10	—	—	3	V _e (9)	—	—	—	—	—	—	↓
	—	—	10	1,2,6,7,8,9	—	—	3	V _e (10)	—	—	—	—	—	—	↓
"NOR" Output Voltage Change	—	—	6	1,2,7,8,9,10	—	5⊕	3	ΔV _i (5)	—	-0.055	—	-0.055	—	-0.060	VOLTS
	—	—	1	2,6,7,8,9,10	—	4⊕	3	ΔV _i (4)	—	-0.055	—	-0.055	—	-0.060	VOLTS
"NOR" Saturation Breakpoint Voltage	—	—	—	1,2,7,8,9,10	6⊙	—	3	V _i (5)	—	-0.40	—	-0.55	—	-0.60	V _{dc}
	—	—	—	1,2,6,8,9,10	7⊙	—	3	V _i (6)	—	—	—	—	—	—	↓
	—	—	—	1,2,6,7,9,10	8⊙	—	3	V _i (7)	—	—	—	—	—	—	↓
	—	—	—	2,6,7,8,9,10	1⊙	—	3	V _i (8)	—	—	—	—	—	—	↓
	—	—	—	1,2,6,7,8,10	9⊙	—	3	V _i (9)	—	—	—	—	—	—	↓
	—	—	—	1,2,6,7,8,9	10⊙	—	3	V _i (10)	—	—	—	—	—	—	↓
Switching Times	Pulse In	Pulse Out	—	—	—	—	—	—	Typ	Max	Typ	Max	Typ	Max	ns
Propagation Delay Time	6	5	—	1,2,7,8,9,10	—	—	3	t _{ex} (5)	6.5	10.5	6.5	10.5	7.5	11.5	↓
	1	4	—	2,6,7,8,9,10	—	—	3	t _{ex} (4)	6.5	10.5	6.5	10.5	7.5	11.5	
	6	5	—	1,2,7,8,9,10	—	—	3	t _{ex} (5)	0.5	11.5	0.5	11.5	10.0	15.0	
	1	4	—	2,6,7,8,9,10	—	—	3	t _{ex} (4)	8.5	11.5	8.5	11.5	18.0	15.0	
	6	5	—	1,2,7,8,9,10	—	—	3	t _r (5)	9.0	12.5	9.5	12.5	11.5	15.5	
Rise Time	1	4	—	2,6,7,8,9,10	—	—	3	t _r (4)	9.0	12.5	9.5	12.5	11.5	15.5	
Fall Time	6	5	—	1,2,7,8,9,10	—	—	3	t _f (5)	8.5	14.8	9.0	14.0	11.5	17.0	↓
	1	4	—	2,6,7,8,9,10	—	—	3	t _f (4)	0.5	14.0	9.0	14.0	11.5	17.8	

Pins not listed are left open.
 ⊙ Input voltage is adjusted to obtain dv "NOR" / dv_i = 0. ⊕ Current test conditions: no load = 0; full load = -2.5 mA dc ± 5%.

SWITCHING CHARACTERISTICS (10% to 90% distribution)




MC316

LAMP DRIVER




CASE 71
SUFFIX G



(TO-91)
CASE 72
SUFFIX F

Lamp driver that provides "OR" or "NOR" logic depending on the bias arrangement used and is capable of driving 6V lamps.



ELECTRICAL CHARACTERISTICS

Characteristic	Test Conditions										Test Limits						Unit
	Vdc ± 1%										mAdc						
	V _{ih} Pin No	V _{i max} Pin No	V _L Pin No	V _{EE} Pin No	V _{BB} Pin No	V _{CC} Pin No	I _i ⊕ Pin No	Ground Pin No	Symbol Pin No in ()	-55°C Min	+25°C Max	+125°C Min	+125°C Max				
Power Supply Drain Current	—	4.5, 6	—	2.7	8	18	—	3	I _c (10)	—	8.0	—	8.8	—	7.7	mAdc	
Input Current	4	—	—	2.5, 6, 7	8	10	—	3	I _i (4)	—	—	—	200	—	—	μAdc	
	5	—	—	2.4, 6, 7	8	18	—	3	I _i (5)	—	—	—	—	—	—	μAdc	
	6	—	—	2.4, 5, 7	8	10	—	3	I _i (6)	—	—	—	—	—	—	μAdc	
	7	—	—	2.4, 5, 6	8	10	—	3	I _i (7)	—	—	—	—	—	—	μAdc	
Output Voltage, Low	—	—	6	2.4, 5, 7	8	10	9	3	V _{OL} (9)	—	0.9	—	1.0	—	0.8	Vdc	
	—	—	6	2.4, 5, 8	7	18	9	3	V _{OL} (9)	—	0.9	—	1.0	—	0.8	Vdc	
Output Voltage, High	—	4	—	2.5, 6, 7	8	18, 9 ⊕	—	3	V _{OH} (4)	—	—	—	5.8	—	5.8	Vdc	
	—	5	—	2.4, 6, 7	8	18, 9 ⊕	—	3	V _{OH} (5)	—	—	—	—	—	—	Vdc	
	—	6	—	2.4, 5, 7	8	18, 9 ⊕	—	3	V _{OH} (6)	—	—	—	—	—	—	Vdc	
	—	6	—	2.4, 5, 8	7	18, 9 ⊕	—	3	V _{OH} (6)	—	—	—	—	—	—	Vdc	

⊕ Pins not listed are left open. ⊕ Pin 9 is connected to Vcc through a 18k-ohm resistor.
 ⊕ I_i specified for ambient temperature conditions. I_i = 100 mAdc at Tc = +125°C is acceptable, requiring a heat sink.

mc317



MECL-TO-SATURATED LOGIC TRANSLATOR



CASE 71
SUFFIX G

(TO-91)
CASE 72
SUFFIX F

Level translator intended for converting non-saturated MECL signal levels to saturated logic levels; provides "OR" or "NOR" logic depending on the bias arrangement used.



ELECTRICAL CHARACTERISTICS

Characteristic	Test Conditions								Symbol	Test Limits						Unit	
	Vdc ± 1%									Pin No	-55°C		+25°C		+125°C		
	V _H	V _{I,max}	V _L	V _{EE}	V _{BB}	V _{CC}	I _L	Ground			Min	Max	Min	Max	Min		Max
Power Supply Drain Current	—	-0.945	-1.450	-5.20	-1.25	+6.0	10	—	I _c (10)	—	7.0	—	7.0	—	6.8	mAdc	
	-0.690	-0.795	-1.350	-5.20	-1.15	+6.0	10	—	I _t (2)	—	7.0	—	7.0	—	6.8	mAdc	
	—	-0.655	-1.300	-5.20	-1.00	+6.0	10	—	I _{in} (4)	—	—	—	200	—	—	μAdc	
Input Current	4	—	—	2.5, 6.7	8	10	—	3	I _{in} (5)	—	—	—	—	—	—	—	
	5	—	—	2.4, 8.7	8	10	—	3	I _{in} (6)	—	—	—	—	—	—	—	
	6	—	—	2.4, 5.7	8	10	—	3	I _{in} (7)	—	—	—	—	—	—	—	
	7	—	—	2.0, 5.7	6	10	—	3	I _{in} (8)	—	—	—	—	—	—	—	
	8	—	—	2.4, 5.7	6	10	—	3	V _{OH} (9)	—	—	5.7	—	—	—	Vdc	
Output Voltage, High	—	—	—	2.4, 5, 6.7	8	10	—	3	V _{OH} (9)	—	—	5.8	—	—	—	Vdc	
	—	—	—	2.4, 5, 6.7	7	10	—	3	V _{OH} (9)	—	—	5.8	—	—	—	Vdc	
Output Voltage, Low	—	4	—	2.5, 6.7	8	10	9	3	V _{OL} (9)	—	0.45	—	0.45	—	0.50	Vdc	
	—	5	—	2.4, 6.7	8	10	9	3	V _{OL} (9)	—	—	—	—	—	—	Vdc	
	—	6	—	2.4, 5.7	8	10	9	3	V _{OL} (9)	—	—	—	—	—	—	Vdc	
	—	6	—	2.4, 5.7	7	10	9	3	V _{OL} (9)	—	—	—	—	—	—	Vdc	
Switching Times	Pulse In	Pulse Out								Typ	Max	Typ	Max	Typ	Max		
Turn-On Time	6	9	—	2.4, 5.7	8	10	—	3	t _{on}	27.5	40.0	27.5	35.0	29.5	35.8	ns	
	8	9	—	2.4, 5.7	6	10	—	3	t _{on}	27.5	40.0	27.5	35.0	29.5	35.0	ns	
Turn-Off Time	6	9	—	2.4, 5.7	8	10	—	3	t _{off}	25.0	40.0	26.0	35.0	27.0	40.0	ns	
	8	9	—	2.4, 5.7	6	10	—	3	t _{off}	25.0	40.0	26.0	35.0	27.0	40.0	ns	


MC318

SATURATED LOGIC-TO-MECL DUAL TRANSLATOR

(Additions to MC300 Series)




CASE 71
SUFFIX G




(TO-91)
CASE 72
SUFFIX F

Level translator intended for converting saturated logic levels to non-saturated MECL signal levels.



SWITCHING CHARACTERISTICS AND WAVEFORMS



ELECTRICAL CHARACTERISTICS


Characteristic	Test Conditions				Ground Pin No	Symbol Pin No in ()	Test Limits						Unit		
	V _{dc} ± 1%						-55°C		+25°C		+125°C				
	V Pin No	V Pin No	V _{EE} Pin No	V _{CC} Pin No			Min	Max	Min	Max	Min	Max			
Power Supply Drain Current	—	—	2	7	3	I _c (7)	—	4.0	—	4.0	—	3.9	mAdc		
Input Load Current	—	—	2	7	3.5	I _L (5)	—	—	—	8.0	—	—	mAdc		
	—	—	2	7	3.6	I _L (6)	—	—	—	—	—	—	mAdc		
	—	—	2	7	3.9	I _L (9)	—	—	—	—	—	—	mAdc		
	—	—	2	7	3.10	I _L (10)	—	—	—	—	—	—	mAdc		
Input Reverse Current	—	—	2	5.7	3.6	I _s (5)	—	—	—	8.5	—	2.0	μAdc		
	—	—	2	6.7	3.5	I _s (6)	—	—	—	—	—	—	μAdc		
	—	—	2	7.9	3.18	I _s (9)	—	—	—	—	—	—	μAdc		
	—	—	2	7.10	3.9	I _s (10)	—	—	—	—	—	—	μAdc		
"0" Logical "1" Output Voltage	—	5	2	7	3	V _o (4)	-8.825	-0.945	-0.698	-0.795	-8.525	0.655	V _{dc}		
	—	6	2	7	3	V _o (4)	—	—	—	—	—	—	V _{dc}		
	—	9	2	7	3	V _o (11)	—	—	—	—	—	—	V _{dc}		
"0" Logical "0" Output Voltage	5	—	2	7	3	V _o (4)	-1.560	-1.850	-1.465	-1.750	-1.340	1.675	V _{dc}		
	6	—	2	7	3	V _o (4)	—	—	—	—	—	—	V _{dc}		
	9	—	2	7	3	V _o (11)	—	—	—	—	—	—	V _{dc}		
Bias Voltage Output Current	—	—	2	7	3	V _{EE} (8)	-1.19	-1.32	-1.09	-1.22	-0.95	-1.08	V _{dc}		
	—	—	—	—	—	—	—	—	—	—	—	—	V _{dc}		
Switching Times	Pulse In	Pulse Out					Typ		Max		Typ		Max		ns
Propagation Delay Time	5	4	2	7	3	t _{pd} (4)	16.5	27.0	15.8	23.0	19.0	28.8	ns		
	9	1	2	7	3	t _{pd} (11)	16.5	27.8	15.0	23.0	19.8	28.0			
	5	4	2	7	3	t _{pd} (4)	13.0	20.0	15.5	23.0	20.0	31.0			
	9	1	2	7	3	t _{pd} (11)	13.0	20.0	15.5	23.0	20.0	31.0			
Rise Time	5	4	2	7	3	t _r (4)	8.0	15.0	7.8	13.0	9.5	16.0	ns		
	9	1	2	7	3	t _r (11)	8.0	15.0	7.0	13.0	9.5	16.0			
Fall Time	5	4	2	7	3	t _f (4)	8.0	14.0	7.5	13.0	10.0	17.0	ns		
	9	1	2	7	3	t _f (11)	8.0	14.0	7.5	13.0	10.0	17.0			

Pins not listed are left open.

MC660P


MC661P

MHDL DUAL 4-INPUT GATES



**UNIBLOC
PLASTIC PACKAGE
CASE 93**

Expandable dual 4-input "NAND/NOR" gates - high-noise-immunity industrial logic circuits for medium-speed digital applications in environments with a high level of electrical noise. Type MC660P has an active output pull-up transistor.





NOISE IMMUNITY = 5 V
TYPICAL LOGIC SWING = 13 V
POWER DISSIPATION = 60 mW TYP

Input Loading Factor = 1. Output Loading Factor = 10
 Loading factors are valid from -30 to +75°C
 with $V_{CC} = 15 \pm 1$ Vdc.

MAXIMUM RATINGS

Rating	Value	Unit
Supply Voltage - Continuous Pulsed, < 1 second	18 20	Vdc
Input Voltage	-1.0/+18.0	Vdc
Output Current (into Outputs)	30	mAdc
Input Reverse Current @ 20 V	0.5	mAdc
Operating Temperature Range	-30 to +75	°C
Storage Temperature Range	-55 to +125	°C

CIRCUIT SCHEMATICS



MC660P, MC661P (continued)


ELECTRICAL CHARACTERISTICS

Unless otherwise noted, tests are tested for only one gate of each device. The other gate is tested in a similar manner.

Characteristic	Symbol	Pin Under Test	TEST CURRENT / VOLTAGE VALUES (All Temperatures)												Ground									
			Volts																					
			I_{OL}	I_{OH}	V_{IL}	V_{IH}	V_I	V_A	V_Z	V_{CEX}	V_{CC}	V_{COL}	V_{COH}											
			12.0	-0.04	6.50	0.50	0	10.0	7.20	10.0	15.0	14.0	16.0											
			TEST LIMITS									TEST CURRENT / VOLTAGE APPLIED TO PINS LISTED BELOW:												
			$-30 \pm 3^\circ\text{C}$			$+25 \pm 3^\circ\text{C}$			$+75 \pm 3^\circ\text{C}$			Unit	I_{OL}	I_{OH}	V_{IL}	V_{IH}	V_I	V_A	V_Z	V_{CEX}	V_{CC}	V_{COL}	V_{COH}	
			Min	Max	Min	Max	Min	Max	Min	Max														
Output Voltage	V_{OL} V_{OH}	6	-	1.5	-	1.5	-	1.5	-	1.5	Vdc	6	-	-	1, 2, 4, 5	-	-	-	-	-	-	-	14	7
		6	-	-	-	12.5	-	12.5	-	12.5		6	1	-	-	-	-	-	-	-	-	2, 4, 5	14	7
		6	-	-	-	-	-	-	-	-		6	2	-	-	-	-	-	-	-	-	1, 4, 5	14	7
		6	-	-	-	-	-	-	-	-		6	4	-	-	-	-	-	-	-	-	1, 2, 5	14	7
		6	-	-	-	-	-	-	-	-		6	5	-	-	-	-	-	-	-	-	1, 2, 4	14	7
		6	-	-	-	-	-	-	-	-		6	6	-	-	-	-	-	-	-	-	14	14	7
Short-Circuit Current	I_{SC}	6	-	-	-6.5	-15.0	-6.5	-15.0	-6.5	-15.0	mA	-	-	-	-	-	-	-	-	-	-	-	14	1, 6, 7
MC660P		6	-	-	-0.6	-1.5	-0.6	-1.5	-0.6	-1.5	mA	-	-	-	-	-	-	-	-	-	-	-	14	1, 6, 7
MC661P		6	-	-	-0.6	-1.5	-0.6	-1.5	-0.6	-1.5	mA	-	-	-	-	-	-	-	-	-	-	-	14	1, 6, 7
Reverse Current	I_R	1	-	-	-	2.0	-	2.0	-	2.0	μA	-	-	-	-	1	-	-	-	-	-	-	14	2, 3, 4, 5, 7
		2	-	-	-	-	-	-	-	-		-	-	-	-	2	-	-	-	-	-	-	14	1, 3, 4, 5, 7
		4	-	-	-	-	-	-	-	-		-	-	-	-	4	-	-	-	-	-	-	14	1, 2, 3, 5, 7
		5	-	-	-	-	-	-	-	-		-	-	-	-	5	-	-	-	-	-	-	14	1, 2, 3, 4, 7
Output Leakage Current	I_{CEX}	6	-	-	-	100	-	100	-	100	μA	-	-	-	-	-	-	-	-	6, 14	-	-	-	1, 7
Forward Current	I_F	1	-	-	-	-1.20	-	-1.20	-	-1.20	mA	-	-	-	-	1	2, 4, 5	-	-	-	-	-	14	7
		2	-	-	-	-	-	-	-	-		-	-	-	-	2	1, 4, 5	-	-	-	-	-	14	7
		4	-	-	-	-	-	-	-	-		-	-	-	-	4	1, 2, 5	-	-	-	-	-	14	7
		5	-	-	-	-	-	-	-	-		-	-	-	-	5	1, 2, 4	-	-	-	-	-	14	7
Power Drain Current (Both Gates)	I_{CCL} I_{CCH}	14	-	-	-	3.0	-	-	-	-	mA	-	-	-	-	-	-	-	-	-	-	-	14	1, 2, 4, 5, 7, 9, 10, 12, 13
		14	-	-	-	10	-	-	-	-	mA	-	-	-	-	-	-	-	-	-	-	-	14	7
Switching Times	t_{1-6+} t_{1-6-}	6	-	-	-	300	-	-	-	-		Pulse In	Pulse Out											7
MC660P		6	-	-	-	250	-	-	-	-	ns	1	6											7
MC661P		6	-	-	-	250	-	-	-	-	ns	1	6											7
Both Types		6	-	-	-	100	-	-	-	-	ns	1	6											7

Pins not listed are left open.

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS




DEFINITIONS

I_{COH}	V_{CC} current drain when all gate inputs are high	V_{CC}	Device power supply voltage
I_{COL}	V_{CC} current drain when all gate inputs are low	V_{CCH}	High power supply voltage
I_{CEX}	Collector-to-emitter leakage of the output transistor	V_{COL}	Low power supply voltage
I_F	Forward current of input diodes which are equal to standard load	V_{CEX}	Collector-to-emitter voltage of the output transistor
I_{OH}	Current flowing out of the output pin (negative current) at V_{OH}	V_F	Forward voltage of input diodes
I_{OL}	Output current at V_{OL} for rated fan-out	V_{IH}	Threshold voltage for high input voltage state
I_A	Reverse current of input diodes with V_A applied	V_{IL}	Threshold voltage for low input voltage state
I_{SC}	Short-circuit current obtained from device output when one or more inputs are in the low condition	V_{OH}	Output high voltage state with I_{OH} flowing out of pin
t_{pd+}	Propagation delay time for a positive-going output pulse	V_{OL}	Output low voltage state with I_{OL} flowing into pin
t_{pd-}	Propagation delay time for a negative-going output pulse	V_Z	Reverse voltage for input diode leakage test
		V_X	Threshold voltage for low input voltage state on expander unit

MC663P

MC664P

MHTL FLIP-FLOPS




UNIBLOC
PLASTIC PACKAGE
CASE 93

MHTL flip-flops – high-noise-immunity industrial logic circuits for medium-speed digital applications in environments with a high level of electrical noise.


NOISE IMMUNITY = 5 V
TYPICAL LOGIC SWING 13 V
POWER DISSIPATION = 225 mW TYP – MC663P
= 160 mW TYP – MC664P

MC663P
DUAL J-K FLIP-FLOP



Input Loading Factor:
C-bar Input = 2
Other Inputs = 1
Output Loading Factor = 9

MC664P
MASTER-SLAVE R-S FLIP-FLOP



Input Loading Factor:
C-bar Input = 4
Other Inputs = 1
Output Loading Factor = 8


Loading factors are valid from -30°C to $+75^{\circ}\text{C}$ with $V_{CC} = 15 \pm 1 \text{ Vdc}$.

MAXIMUM RATINGS

Rating	Value	Unit	
Supply Voltage - Continuous Pulsed, < 1 second	18 20	Vdc	
Input Voltage	-1.0/+18.0	Vdc	
Output Current (into Outputs)	MC663P MC664P	28 26	mAdc
Input Reverse Current @ 20 V	0.5	mAdc	
Operating Temperature Range	-30 to +75	$^{\circ}\text{C}$	
Storage Temperature Range	-55 to +125	$^{\circ}\text{C}$	

MC663P, MC664P (continued)

MC663P



TRUTH TABLE

t_c		t_{c+1}	
J	K	Q	\bar{Q}
0	0	Q_n	\bar{Q}_n
1	0	1	0
0	1	0	1
1	1	\bar{Q}_n	Q_n


Direct input (\bar{R}_D) must be high.
 0 = low state
 1 = high state
 t_c = time period prior to negative transition of clock pulse
 t_{c+1} = time period subsequent to negative transition of clock pulse
 Q_n = state of Q output in time period t_c
NOTE: Clock (\bar{C}) input must be low when using direct reset input.

ELECTRICAL CHARACTERISTICS


Unless otherwise noted, tests are shown for one flip-flop only. The other flip-flop is tested in a similar manner.

Characteristic	Symbol	Pin Under Test	TEST LIMITS						Unit	TEST CURRENT / VOLTAGE APPLIED TO PINS LISTED BELOW:								CP	Ground					
			-30°C		+25°C		+75°C			TEST CURRENT / VOLTAGE VALUES (At Temperatures)														
			Min	Max	Min	Max	Min	Max		mA / Volts														
									I_{OL}	I_{OH}	V_{IL}	V_{IH}	V_I	V_S	V_{CC1}	V_{CC2}								
									10.8	-0.018	6.50	8.50	0	16.0	14.0	16.0								
Output Voltage	V_{OL}	1	-	1.5	-	1.5	-	1.5	Vdc	I_{OL}	1	-	2	3, 5	-	-	-	-	14	4	7			
	V_{OL}	6	-	1.5	-	1.5	-	1.5		6	-	-	5	2, 3	-	-	-	-	14	4	7			
	V_{OH}	1	-	-	12.5	-	12.5	-		-	1	-	2, 3	5	-	-	-	-	14	-	4	7		
	V_{OH}	1	-	-	12.5	-	12.5	-		-	1	-	5	2, 3	-	-	-	-	14	-	4	7		
	V_{OH}	6	-	-	12.5	-	12.5	-		-	6	-	2	3, 5	-	-	-	-	14	-	4	7		
	V_{OH}	6	-	-	12.5	-	12.5	-		-	-	-	6	2	3, 5	-	-	-	14	-	4	7		
Short-Circuit Current	I_{SC}	1	-	-	-6.5	-15	-6.5	-15	mAdc	-	-	-	3, 4	-	-	-	-	-	14	-	1, 7			
Reverse Current	I_{R1}	2	-	-	-	2.0	-	2.0	μ Adc	-	-	-	-	-	-	-	-	14	-	-	3, 4, 5, 7			
	I_{R2}	3	-	-	-	2.0	-	2.0		-	-	-	-	-	-	-	-	3	2, 4, 5, 14	-	-	7		
	$2I_{R4}$	4	-	-	-	4.0	-	4.0		-	-	-	-	-	-	-	-	4	14	-	-	2, 3, 5, 7		
	I_{R5}	5	-	-	-	2.0	-	2.0		-	-	-	-	-	-	-	-	5	14	-	-	2, 3, 4, 7		
Forward Current	I_{F1}	2	-	-	-	-1.20	-	-1.20	mAdc	-	-	-	-	-	-	-	-	-	4, 14	-	-	7		
	I_{F2}	3	-	-	-	-1.20	-	-1.20		-	-	-	-	-	-	-	-	-	3	-	-	2, 4, 5, 7		
	$2I_{F4}$	4	-	-	-	-2.40	-	-2.40		-	-	-	-	-	-	-	-	-	4	-	-	7		
	I_{F5}	5	-	-	-	-1.20	-	-1.20		-	-	-	-	-	-	-	-	-	5	-	-	2, 5, 14	7	
Power Drain Current (Both Flip-Flops)	I_{CCL}	14	-	-	-	16.7	-	-	mAdc	-	-	-	-	-	-	-	-	-	14	-	-	2, 3, 4, 5, 7, 9, 10, 11, 12		
	I_{CCH}	14	-	-	-	16.7	-	-	mAdc	-	-	-	-	-	-	-	-	-	-	14	-	7		

Pins not listed are left open.




TOGGLE MODE TEST CIRCUIT - BOTH TYPES



MC663P, MC664P (continued)

MC664P



DIRECT INPUT OPERATION

R_D	S_D	Q	\bar{Q}
1	1	NC	NC
1	0	1	0
0	1	0	1
0	0	NA	NA

Clock (\bar{C}) input must be low
 NC = No change
 NA = Not allowed

CLOCKED OPERATION

t_c				t_{c+1}	
S_1	S_2	R_1	R_2	Q	\bar{Q}
0	X	0	X	Q_n	\bar{Q}_n
0	X	X	0	Q_n	\bar{Q}_n
X	0	0	X	Q_n	\bar{Q}_n
X	0	X	0	Q_n	\bar{Q}_n
0	X	1	1	0	0
X	0	1	1	0	0
1	1	0	X	1	1
1	1	X	0	1	1
1	1	1	1	U	U

NOTES FOR CLOCKED-OPERATION TRUTH TABLE:

- Direct inputs (\bar{R}_D, \bar{S}_D) must be high.
- 0 = low state
- 1 = high state
- X = state of input does not affect state of the circuit
- U = indeterminate state
- t_c = time period prior to negative transition of clock pulse
- t_{c+1} = time period subsequent to negative transition of clock pulse
- Q_n = state of Q output in time period t_c

ELECTRICAL CHARACTERISTICS

Characteristic	Symbol	Pin Under Test	TEST LIMITS						TEST CURRENT / VOLTAGE APPLIED TO PINS LISTED BELOW:								CP	CP ₁	Ground
			-30°C		+25°C		+75°C		TEST CURRENT / VOLTAGE VALUES (All Temperatures)										
			Min	Max	Min	Max	Min	Max	Unit	mA / Volts									
Output Voltage	V_{OL}	6*	-1.5	-1.5	-1.5	Vdc	6	-	2	3, 4, 11, 12	-	-	-	14	-	5	7		
		6*	-	-	-	-	-	6	-	4	3, 5, 11, 12	-	-	-	14	2	-	7	
Short-Circuit Current	I_{SC}	6*	-6.5	-15	-6.5	-15	mAdd	-	-	2, 5	10	-	-	-	14	-	6, 7, 9		
		9	-6.5	-15	-6.5	-15	mAdd	-	-	2, 10	5	-	-	-	14	-	6, 7, 9		
Reverse Current	I_R	2†	-	8.0	8.0	μ Adc	-	-	-	5	-	2	14	-	-	3, 4, 7, 10, 11, 12			
		2†	-	8.0	8.0	μ Adc	-	-	-	2	14	-	-	-	-	3, 4, 5, 7, 11, 12			
Forward Current	I_F	3‡	-	2.0	2.0	μ Adc	-	-	-	3	14	-	-	-	-	2, 4, 7			
		4	-	-	-	-	-	-	-	4	14	-	-	-	-	2, 3, 7			
Power Drain Current	I_{CCL}	14	-	14.5	-	mAdd	-	-	-	-	-	-	-	-	-	2, 3, 4, 5, 7, 10, 11, 12			
		14	-	14.5	-	mAdd	-	-	-	-	-	-	-	-	-	7			

*Pins not listed are left open.
 †Apply momentary ground to pins 9 and 10 prior to clock pulse
 ‡Apply momentary ground to pins 5 and 6 prior to clock pulse
 ††Apply momentary ground to pin 9
 †††Apply momentary ground to pin 6





DEFINITIONS

- CP Clock Pulse
- I_{COH} V_{CC} current drain when all flip-flop inputs are high
- I_{CCL} V_{CC} current drain when all flip-flop inputs are low
- I_F Forward current of input diodes which are equal to standard load
- 2 I_F Forward current of input diodes which are equal to twice standard load
- I_{OH} Current flowing out of the output pin (negative current) at V_{OH}
- I_{OL} Output current at V_{OL} for rated fan-out
- I_R Reverse current of input diodes with V_R applied
- 2 I_R Reverse current of input diodes which are equal to twice standard load, with V_R applied
- I_{SC} Short-circuit current obtained from device output. Flip-flop is set and held to keep output sinking transistor off during the test.
- V_{CC} Device power supply voltage
- V_{CCH} High power supply voltage
- V_{CCL} Low power supply voltage
- V_F Forward voltage of input diodes
- V_{IH} Threshold voltage for high input voltage state
- V_{IL} Threshold voltage for low input voltage state
- V_{OH} Output high voltage state with I_{OH} flowing out of pin
- V_{OL} Output low voltage state with I_{OL} flowing into pin
- V_R Reverse voltage for input diode leakage test

MC663P, MC664P (continued)



CIRCUIT SCHEMATICS





MRTL INTEGRATED CIRCUITS

PACKAGE CROSS REFERENCE CHART



UNIBLOC
PLASTIC PACKAGE

Introduction of the MRTL line of integrated circuits in flat packages makes this device line available in three basic housings — metal can, plastic, and flat packages. The following charts permit conversion of information published on devices in metal can or plastic packages to the pin configuration of the flat packages.


Flat Package Type Number			Description	Refer to Conversion Chart
MC700F	MC800F	MC900F	Medium Power Buffer	A
MC703F	MC803F	MC903F	Medium Power 3-Input Gate	A
MC704F	MC804F	MC904F	Medium Power Half Adder	A
MC705F	MC805F	MC905F	Medium Power Half Shift Register, w/ Inverter	A
MC706F	MC806F	MC906F	Medium Power Half Shift Register, w/o Inverter	A
MC707F	MC807F	MC907F	Medium Power 4-Input Gate	A
MC708F	MC808F	MC908F	Milliwatt Half Adder	C
MC709F	MC809F	MC909F	Milliwatt Buffer	C
MC710F	MC810F	MC910F	Milliwatt Dual 2-Input Gate	C
MC711F	MC811F	MC911F	Milliwatt 4-Input Gate, w/ Inverter	C
MC712F	MC812F	MC912F	Milliwatt Half Adder	C
MC713F	MC813F	MC913F	Milliwatt Type D Flip Flop	C
MC714F	MC814F	MC914F	Medium Power Dual 2-Input Gate	A
MC715F	MC815F	MC915F	Medium Power Dual 3-Input Gate	B
-	MC816F	MC916F	Medium Power J-K Flip Flop	A
MC717F	MC817F	MC917F	Milliwatt Quad 2-Input Gate	E
MC718F	MC818F	MC918F	Milliwatt Dual 3-Input Gate	D
MC719F	MC819F	MC919F	Milliwatt Dual 4-Input Gate	E
MC720F	MC820F	MC920F	Milliwatt J-K Flip Flop	C
MC721F	MC821F	MC921F	Milliwatt Gate Expander	C
MC722F	MC822F	MC922F	Milliwatt J-K Flip Flop	B
MC723F	-	-	Medium Power J-K Flip Flop	A
MC724F	MC824F	MC924F	Medium Power Quad 2-Input Gate	E
MC725F	MC825F	MC925F	Medium Power Dual 4-Input Gate	E
MC726F	MC826F	MC926F	Medium Power J-K Flip Flop	B
MC727F	MC827F	MC927F	Medium Power Quad Inverter	B
MC728F	MC828F	MC928F	Milliwatt 5-Input Gate	C
MC729F	MC829F	MC929F	Medium Power 5-Input Gate	A
MC776F	MC876F	MC976F	Milliwatt Dual J-K Flip Flop	E
MC776F	MC878F	MC978F	Milliwatt Dual Type D Flip Flop	E
MC785F	MC885F	MC985F	Medium Power Quad 2-Input Expander	E
MC786F	MC886F	MC986F	Medium Power Dual 4-Input Expander	E
MC788F	MC888F	MC988F	Medium Power Dual 3-Input Buffer	E
MC789F	MC889F	MC989F	Medium Power Hex Inverter	E
MC790F	MC890F	MC990F	Medium Power Dual J-K Flip Flop	E
MC792F	MC892F	MC992F	Medium Power Triple 3-Input Gate	E
MC793F	MC893F	MC993F	Milliwatt Triple 3-Input Gate	E
MC798F	MC898F	MC998F	Milliwatt Dual Buffer	E
MC799F	MC899F	MC999F	Medium Power Dual Buffer	B

CONVERSION CHARTS

	C	TO-99 Pin No.	1	2	3	4	5	6	7	8					
		TO-91 Pin No.	1	2	4	5	6	7	9	10					
A	TO-100 Pin No.	1	2	3	4	5	6	7	8	9	18				
	TO-91 Pin No.	2	3	4	5	7	8	9	18						
B	TO-100 Pin No.	1	2	3	4	5	8	7	8	9	18				
	TO-91 Pin No.	1	2	3	4	5	6	7	8	9	18				
D	TO-100 Pin No.	1	2	3	4	5	6	7	8	9	10				
	TO-91 Pin No.	1	2	3	9	5	4	6	7	8	10				
E	Unibloc Pin No.	1	2	3	4	5	8	7	8	9	18	11	12	13	14
	TO-86 Pin No.	4	5	6	7	8	9	18	11	12	13	14	1	2	3

MC700P SERIES

MRTL (milliwatt and medium power)



UNIBLOC
PLASTIC PACKAGE
CASE 93

Both milliwatt MRTL (low power) and MRTL (medium power) devices designed for use in commercial-industrial applications. Circuit loading is guaranteed over a temperature range of +15°C to +55°C. Features dual in-line pin arrangement for automatic insertion and one-piece, injection-molded plastic Unibloc package.

MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$)

Rating	Symbol	Value	Unit
Logic Input Voltage		+4	Vdc
Power Supply Voltage (Pulsed ≤ 1 second)		+12	Vdc
Operating Temperature Range	T_A	+15 to +55	°C
Storage Temperature Range	T_{stg}	-55 to +125	°C

ELECTRICAL CHARACTERISTICS

Characteristic	Milliwatt MRTL			MRTL			Unit
	+15°C	+25°C	+55°C	+15°C	+25°C	+55°C	
I_{A3}	0.420	0.420	0.420	—	—	—	mAdc min
I_{A4}	0.570	0.570	0.570	—	—	—	mAdc min
I_{A10}	—	—	—	1.65	1.65	1.56	mAdc min
I_{A13}	—	—	—	2.15	2.15	2.03	mAdc min
I_{A16}	—	—	—	2.65	2.65	2.5	mAdc min
I_{AB}	5.0	5.0	5.0	13.5	13.75	12.5	mAdc min
I_{CEX}	50	50	100	225	225	250	μ Adc max
I_{in}	0.150	0.150	0.150	0.500	0.500	0.470	mAdc max
$2 I_{in}$	0.300	0.300	0.300	1.0	1.0	0.94	mAdc max
V_{out}	0.400	0.300	0.320	0.400	0.300	0.320	Vdc max
V_{CE}	0.220	0.230	0.320	0.300	0.290	0.320	Vdc max

TEST CONDITIONS

V_{BOT}	1.8	1.8	1.8	1.8	1.8	1.8	Vdc
V_{CC}	3.6	3.6	3.6	3.6	3.6	3.6	Vdc
V_{in}	0.865	0.850	0.800	0.865	0.850	0.800	Vdc
V_{off}	0.475	0.460	0.430	0.475	0.460	0.430	Vdc
V_{on}	0.865	0.850	0.800	0.865	0.850	0.800	Vdc
V_R^*	4600	4800	5000	640	640	640	Ohms

*Resistor value to V_{CC}

MC700P SERIES (continued)

MEDIUM POWER MRTL

LOGIC DESCRIPTION

The logic diagrams shown describe the MC700P Series of medium-power resistor-transistor logic integrated circuits and permit quick selection of those circuits required for the implementation of a system design. Pertinent information such as logic equations, truth tables, typical propagation delay time (t_{pd}), typical package power dissipation (P_D), pin numbers, input loading, and fan-out is shown for each device. The package pin number is shown adjacent to the terminal end. The number in parenthesis indicates the input loading factor (if on the circuit input terminal) or load driving ability — fan-out — (if on the circuit output terminal).

Using the indicated loading factors, these medium-power MRTL circuits are compatible with the low-power mW MRTL circuits shown on page 19. The number of load circuits that may be driven from an output is determined by the output loading factor and the sum of all input loading factors for the circuits connected to that output. The summation of the input loading factors should not exceed the stated drive capability of the output. The loading data is valid over the temperature range of +15 to +55°C with $V_{CC} = 3.6 V \pm 10\%$.

All elements in the MC700P Series operate with V_{CC} applied to pin 11 and ground connected to pin 4.

<p>MC715P — DUAL 3-INPUT GATE</p> <p>$t_{pd} = 12 \text{ ns}$</p> <p>$P_D = 95 \text{ mW (Inputs High)}$ $15 \text{ mW (Inputs Low)}$</p>	<p>MC724P — QUAD 2-INPUT GATE</p> <p>$t_{pd} = 12 \text{ ns}$</p> <p>$P_D = 100 \text{ mW (Inputs High)}$ $30 \text{ mW (Inputs Low)}$</p>	<p>MC725P DUAL 4-INPUT GATE</p> <p>$t_{pd} = 12 \text{ ns}$</p> <p>$P_D = 60 \text{ mW (Inputs High)}$ $15 \text{ mW (Inputs Low)}$</p>
<p>MC792P — TRIPLE 3-INPUT GATE</p> <p>$t_{pd} = 12 \text{ ns}$</p> <p>$P_D = 82 \text{ mW (Inputs High)}$ $24 \text{ mW (Inputs Low)}$</p>	<p>MC788P — DUAL 3-INPUT DUFFER (NON-INVERTING)</p> <p>$t_{pd} = 24 \text{ ns}$</p> <p>$P_D = 145 \text{ mW (Inputs High)}$ $56 \text{ mW (Inputs Low)}$</p> <p>Outputs 12, 13, or 14 may not be used simultaneously. Outputs 8, 9, or 10 may not be used simultaneously.</p>	<p>MC799P — DUAL BUFFER</p> <p>$t_{pd} = 15 \text{ ns}$</p> <p>$P_D = 50 \text{ mW (Inputs High)}$ $90 \text{ mW (Inputs Low)}$</p> <p>Outputs 2 and 3 may not be used simultaneously. Outputs 5 and 10 may not be used simultaneously.</p>
<p>MC785P — QUAD 2-INPUT EXPANDER</p> <p>$t_{pd} = 12 \text{ ns}$</p> <p>$P_D = 20 \text{ mW (Inputs High)}$ Negligible (Inputs Low)</p>	<p>MC786P — DUAL 4-INPUT EXPANDER</p> <p>$t_{pd} = 12 \text{ ns}$</p> <p>$P_D = 20 \text{ mW (Inputs High)}$ Negligible (Inputs Low)</p>	<p>MC789P — HEX INVERTER</p> <p>$t_{pd} = 12 \text{ ns}$</p> <p>$P_D = 130 \text{ mW (Inputs High)}$ $15 \text{ mW (Inputs Low)}$</p>

MC700P SERIES (continued)

MEDIUM POWER MRTL (continued)

MC723P — J-K FLIP-FLOP

$f_{top} = 4 \text{ MHz}$
 $P_D = 91 \text{ mW}$ (Only Clock Input High)
 79 mW (Inputs Low)

MC726P — J-K FLIP-FLOP

$f_{top} = 4 \text{ MHz}$
 $P_D = 100 \text{ mW}$ (Only Clock Input High)
 86 mW (Inputs Low)

MC790P — DUAL J-K FLIP-FLOP

$f_{top} = 4 \text{ MHz}$
 $P_D = 182 \text{ mW}$ (Only Clock Input High)
 158 mW (Inputs Low)

MC779P — MULTIFUNCTION
 (1 J-K FLIP-FLOP, 1 EXPANDER, 2 BUFFERS)

MC787P — MULTIFUNCTION
 (1 J-K FLIP-FLOP, 1 INVERTER, 2 BUFFERS)

J-K FLIP-FLOP TRUTH TABLES

DIRECT INPUT OPERATION — MC726P only

S_0	C_0	Q	\bar{Q}
0	0	0	1
0	1	1	0
1	0	1	0
1	1	0	1

CLOCKED INPUT OPERATION — all types

t_1	S	C	Q	\bar{Q}
0	0	0	0	1
1	1	1	1	0
0	1	0	1	0
1	0	1	0	1
0	0	0	0	1

- Clock (C) to remain unchanged.
- The output state will not change when the input state goes from $S_0 = C_0$ to $S_1 = C_1 = 0$. The output state cannot be predetermined in the case where the input goes from $S_0 = C_0 = 1$ to $S_1 = C_1 = 0$.
- Direct inputs (C, S, and S_0) must be low.
- The time period prior to the negative transition of the clock pulse is denoted t_1 , and the time period subsequent to this transition is denoted t_2 .
- 0, is the state of the 0 output in the time period t_2 .

	f_{top} MHz	t_{set} ns	P_D mW	
			(Inputs High)	(Inputs Low)
FLIP-FLOP	4	—	91	79
EACH BUFFER	—	15	25	45
EXPANDER	—	12	2.5	Negligible

*Input loading factor on the same package. †Only Clock Input High.

	f_{top} MHz	t_{set} ns	P_D mW	
			(Inputs High)	(Inputs Low)
FLIP-FLOP	4	—	91	73
EACH BUFFER	—	15	25	45
INVERTER	—	12	22	8

‡Only Clock Input High.

MC700P SERIES (continued)

MILLIWATT MRTL

LOGIC DESCRIPTION

The logic diagrams shown describe the MC700P Series of low-power resistor-transistor logic integrated circuits and permit quick selection of those circuits required for the implementation of a system design. Pertinent information such as logic equations, truth tables, typical propagation delay time (t_{pd}), typical package power dissipation (P_D), pin numbers, input loading, and fan-out is shown for each device. The package pin number is shown adjacent to the terminal end. The number in parenthesis indicates the input loading factor (if on the circuit input terminal) or load driving ability - fan-out - (if on the circuit output terminal).

Using the indicated loading factors, these low-power mW MRTL circuits are compatible with the medium-power MRTL circuits shown on pages 17 and 18. The number of load circuits that may be driven from an output is determined by the output loading factor and the sum of all input loading factors for the circuits connected to that output. The summation of the input loading factors should not exceed the stated drive capability of the output. The loading data is valid over the temperature range of +15 to +55°C with $V_{CC} = 3.6 V \pm 10\%$.


All elements in the MC700P Series operate with V_{CC} applied to pin 11 and ground connected to pin 4.

<p>MC717P - QUAD 2-INPUT GATE</p> <p>$t_{pd} = 27 \text{ ns}$ $P_D = 20 \text{ mW (Inputs High)}$ $12 \text{ mW (Inputs Low)}$</p>	<p>MC718P - DUAL 3-INPUT GATE</p> <p>$t_{pd} = 27 \text{ ns}$ $P_D = 12 \text{ mW (Inputs High)}$ $6 \text{ mW (Inputs Low)}$</p>	<p>MC719P - DUAL 4-INPUT GATE</p> <p>$t_{pd} = 27 \text{ ns}$ $P_D = 13 \text{ mW (Inputs High)}$ $6 \text{ mW (Inputs Low)}$</p>																																													
<p>MC793P - TRIPLE 3-INPUT GATE</p> <p>$t_{pd} = 27 \text{ ns}$ $P_D = 18 \text{ mW (Inputs High)}$ $9 \text{ mW (Inputs Low)}$</p>	<p>MC722P - J-K FLIP-FLOP</p> <p>$f_{max} = 1 \text{ MHz}$ $P_D = 35 \text{ mW (Only Clock Input High)}$ $18 \text{ mW (Inputs Low)}$</p>	<p>MC778P - DUAL TYPE "D" FLIP-FLOP</p> <p>$f_{max} = 1 \text{ MHz}$ $P_D = 40 \text{ mW (Direct Set, S}_0 \text{ and Direct Clear, C}_0 \text{ Low; all other inputs High)}$ $35 \text{ mW (All inputs Low)}$</p>																																													
<p>MC798P - DUAL 2-INPUT BUFFER</p> <p>$t_{pd} = 57 \text{ ns}$ $P_D = 14 \text{ mW (Inputs High)}$ $46 \text{ mW (Inputs Low)}$</p>	<p>DIRECT INPUT OPERATION⁽¹⁾</p> <table border="1" style="display: inline-table; margin-right: 10px;"> <tr><th>S₀</th><th>C₀</th><th>Q</th><th>Q̄</th></tr> <tr><td>0</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>0</td></tr> </table> <p>CLOCKED INPUT OPERATION⁽²⁾</p> <table border="1" style="display: inline-table;"> <tr><th>t_c⁽³⁾</th><th>S</th><th>C</th><th>Q</th><th>Q̄</th></tr> <tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>Q_n</td><td>Q̄_n</td></tr> </table> <ol style="list-style-type: none"> 1. Clock (T) to remain unchanged. 2. The output state will not change when the input state goes from S₀ = C₀ to S₀ = C₀ = 0. The output state cannot be predetermined in the case where the input goes from S₀ = C₀ = 1 to S₀ = C₀ = 0. 3. Direct inputs (S₀ and C₀) must be low. 4. The time period prior to the negative transition of the clock pulse is denoted t_c, and the time period subsequent to this transition is denoted t_c'. 5. Q_n is the state of the Q output in the time period t_c. 		S ₀	C ₀	Q	Q̄	0	0	0	1	1	0	1	0	0	1	0	1	1	1	0	0	t _c ⁽³⁾	S	C	Q	Q̄	1	1	0	0	1	1	0	1	0	0	0	1	0	1	0	0	0	0	Q _n	Q̄ _n
S ₀	C ₀	Q	Q̄																																												
0	0	0	1																																												
1	0	1	0																																												
0	1	0	1																																												
1	1	0	0																																												
t _c ⁽³⁾	S	C	Q	Q̄																																											
1	1	0	0	1																																											
1	0	1	0	0																																											
0	1	0	1	0																																											
0	0	0	Q _n	Q̄ _n																																											
<p>DIRECT INPUT OPERATION⁽¹⁾</p> <table border="1" style="display: inline-table; margin-right: 10px;"> <tr><th>S₀</th><th>C₀</th><th>Q</th><th>Q̄</th></tr> <tr><td>0</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>0</td></tr> </table> <p>CLOCKED INPUT OPERATION⁽²⁾</p> <table border="1" style="display: inline-table;"> <tr><th>t_c⁽³⁾</th><th>S</th><th>Q</th><th>Q̄</th></tr> <tr><td>1</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>1</td></tr> </table> <ol style="list-style-type: none"> 1. Clock (T input) must be high. 2. The output state will not change when the input state goes from S₀ = C₀ to S₀ = C₀ = 0. The output state cannot be predetermined in the case where the input goes from S₀ = C₀ = 1 to S₀ = C₀ = 0. 3. Direct inputs (S₀ and C₀) must be low. 4. The time period prior to the negative transition of the clock pulse is denoted t_c, and the time period subsequent to this transition is denoted t_c'. 		S ₀	C ₀	Q	Q̄	0	0	0	1	1	0	1	0	0	1	0	1	1	1	0	0	t _c ⁽³⁾	S	Q	Q̄	1	1	0	1	1	0	1	0	0	1	0	1	0	0	0	1						
S ₀	C ₀	Q	Q̄																																												
0	0	0	1																																												
1	0	1	0																																												
0	1	0	1																																												
1	1	0	0																																												
t _c ⁽³⁾	S	Q	Q̄																																												
1	1	0	1																																												
1	0	1	0																																												
0	1	0	1																																												
0	0	0	1																																												


MC700P SERIES (continued)

CIRCUIT SCHEMATICS


MC715P — DUAL 3-INPUT GATE




MC717P — QUAD 2-INPUT GATE




MC718P — DUAL 3-INPUT GATE




MC719P — DUAL 4-INPUT GATE




MC722P — J-K FLIP-FLOP




MC723P — J-K FLIP-FLOP



MC724P — QUAD 2-INPUT GATE



MC725P DUAL 4-INPUT GATE




RESISTOR VALUES ARE TYPICAL.


MC700P SERIES (continued)

CIRCUIT SCHEMATICS


MC726P — J-K FLIP-FLOP




MC778P — DUAL TYPE "D" FLIP-FLOP




MC779P — MULTIFUNCTION (1 J-K FLIP-FLOP, 1 EXPANDER, 2 BUFFERS)




MC785P — QUAD 2-INPUT EXPANDER



MC786P — DUAL 4-INPUT EXPANDER



MC787P — MULTIFUNCTION (1 J-K FLIP-FLOP, 1 INVERTER, 2 BUFFERS)




RESISTOR VALUES ARE TYPICAL.


MC700P SERIES (continued)

CIRCUIT SCHEMATICS


MC788P — DUAL 3-INPUT BUFFER (NON-INVERTING)




MC789P — HEX INVERTER




MC790P — DUAL J-K FLIP-FLOP




MC792P — TRIPLE 3-INPUT GATE




MC793P — TRIPLE 3-INPUT GATE



MC798P — DUAL 2-INPUT BUFFER



MC799P — DUAL BUFFER



RESISTOR VALUES ARE TYPICAL.


DEFINITIONS

- | | |
|--|---|
| $\left. \begin{array}{l} I_{A3}, I_{A4}, \\ I_{A10}, I_{A13}, \\ I_{A16} \end{array} \right\}$ | Minimum available output current from a device with an output loading factor of 3, 4, 10, 13, and 16 respectively. Output voltage not to fall below the value of V_{in} . |
| I_{AB} | Minimum available output current from a buffer. Output voltage not to fall below the value of V_{in} . |
| I_{CEX} | Collector current of gate expander when V_{in} is applied to the output pin and V_{off} is applied to the input pins. |
| I_{in} | Maximum input current drawn by one input of a gate with V_{in} applied. All other gate inputs are returned to V_{BOT} . |
| $2 I_{in}$ | Maximum input current drawn by one input of the MC798P or MC799P buffers with V_{in} applied. The other input is returned to V_{BOT} . |
| V_{BOT} | A high-value voltage applied to an input of a device to insure saturation of the driven transistor. |
| V_{CC} | Supply voltage. |
| V_{CE} | Maximum saturation voltage with V_{BOT} applied to the input. |
| V_{in} | Minimum high-level voltage applied to the input of a device. |
| V_{off} | The maximum voltage which may be applied to an input terminal without turning the transistor on. |
| V_{on} | The minimum voltage which may be applied to an input terminal that will turn the transistor on. |
| V_{out} | The maximum output voltage with V_{on} applied to the input. |
| V_R | Value of external resistor connected to V_{CC} for test purposes. |


GENERAL RULES

- The number of load circuits that may be driven from an output is determined by the input loading factor. The summation of input loading should not exceed the drive capability of the output.
- All unused inputs should be returned to ground.
- Expander Rules:
 - The MC785P and MC786P MRTL expanders can be used to expand medium-power MRTL output nodes only.
 - Subtract 2 from the output loading factor of the MRTL expanded gate for each expander node that is connected.
 - The input loading factor of the MRTL expanded gate must be increased to 3.75.
- Clock pulse (T) inputs to flip-flops must have a fall time within the range of 10 ns to 100 ns. Fall time is a straight-line function from 1 V to ground. (Not applicable to MC778P.)


MC934F
MC834F, P



TO-86
CASE 83
SUFFIX F




UNIBLOC
PLASTIC PACKAGE
CASE 93
SUFFIX P



MDTL HEX INVERTER
**(Additions to MC930/
MC830 Series)**

FIGURE 1 — CIRCUIT SCHEMATIC



$t_{pd} = 30 \text{ ns Typ.}$
 $P_D = 66 \text{ mW Typ.}$
Input Loading Factor =
Fan-Out = 8

ELECTRICAL CHARACTERISTICS

Test procedures are shown for one inverter only.


Other inverters are tested in the same manner.

CHARACTERISTIC	SYMBOL PIN IN ()	MC934F TEST LIMITS						UNIT	MC834F, P TEST LIMITS						UNIT
		-55°C		+25°C		+125°C			0°C		+25°C		+75°C		
		MIN	MAX	MIN	MAX	MIN	MAX		MIN	MAX	MIN	MAX	MIN	MAX	
Output Voltage	$V_{OL(4)}$	---	0.40	---	0.40	---	0.45	Vdc	---	0.45	---	0.45	---	0.50	Vdc
	$V_{OH(4)}$	2.50	---	2.60	---	2.50	---	Vdc	2.60	---	2.60	---	2.50	---	Vdc
Short-Circuit Current	$I_{SC(4)}$	---	-1.34	---	-1.34	---	-1.30	mAdc	---	-1.30	---	-1.30	---	-1.25	mAdc
Reverse Current	$I_R(5)$	---	2.0	---	2.0	---	5.0	μ Adc	---	5.0	---	5.0	---	10.0	μ Adc
Output Leakage Current	$I_{CEX(4)}$	---	---	---	50	---	---	μ Adc	---	---	---	100	---	---	μ Adc
Forward Current	$I_F(5)$	---	-1.60	---	-1.60	---	-1.50	mAdc	---	-1.40	---	-1.40	---	-1.33	mAdc
Power Drain Current	$I_{PDH(14)}$	---	---	---	19.5	---	---	mAdc	---	---	---	24	---	---	mAdc
	$I_{MAX(14)}$	---	---	---	16.5	---	---	mAdc	---	---	---	24	---	---	mAdc
Switching Time (Pin 3 connected to Pin 5)	t_{pd+}	---	---	25	80	---	---	ns	---	---	25	80	---	---	ns
	t_{pd-}	---	---	10	30	---	---	ns	---	---	10	30	---	---	ns

Pins not listed are left open.

MC934/MC834 (continued)

FIGURE 2 — SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



TEST	R	C
t_{pd+}	3,90k ohms	30 pf
t_{pd-}	400 ohms	50 pf

NOTE: All diodes are MC833 or equivalent

@ Test Temperature


		TEST CONDITIONS													
		mA					Volts								
MC934F	-55°C	11.4	-0.12	1.40	2.10	0	4.00	---	---	4.50	5.00	4.50	5.50	5.00	8.00
	+25°C	12.0	-0.12	1.10	2.00	0	4.00	4.50	5.00	4.50	5.50	5.00	5.00	5.00	8.00
	+125°C	10.8	-0.12	0.80	2.00	0	4.00	---	---	4.50	5.50	---	---	---	---
MC834F,P	0°C	12.0	-0.12	1.20	2.00	0.45	4.00	---	---	5.00	5.00	---	---	---	---
	+25°C	12.0	-0.12	1.10	1.90	0.45	4.00	5.00	5.00	5.00	5.00	5.00	5.00	8.00	
	+75°C	11.4	-0.12	0.95	1.80	0.50	4.00	---	---	5.00	5.00	---	---	---	

CHARACTERISTIC	SYMBOL PIN IN ()	I_{DL}	I_{OH}	V_{IL}	V_{IH}	V_F	V_R	V_{CEX}	V_{CC}	V_{CCL}	V_{CCH}	V_{PD}	V_{MAX}	GROUNDED PIN
		PIN	PIN	PIN	PIN	PIN	PIN	PIN	PIN	PIN	PIN	PIN	PIN	
Output Voltage	$V_{OL(4)}$	4			5						14			7
	$V_{OH(4)}$		4	5							14			7
Short-Circuit Current	$I_{SC(4)}$											14		4,5,7
Reverse Current	$I_R(5)$						5					14		7
Output Leakage Current	$I_{CEX(4)}$							4,14						5,7
Forward Current	$I_F(5)$					5						14		7
Power Drain Current	$I_{PDH(14)}$											14		7
	$I_{MAX(14)}$												14	1,2,5,7,9,12,13
Switching Time (Pin 3 connected to Pin 5)	t_{pd+}	Pulse In	Pulse Out											
		5	4					14						7
	t_{pd-}	5	4					14						7


Pins not listed are left open.

MC936F

MC836F, P



**TO-86
CASE 83
SUFFIX F**



**UNIBLOC
PLASTIC PACKAGE
CASE 93
SUFFIX P**

MDTL HEX INVERTER (Additions to MC930/ MC830 Series)

$t_{pd} = 30 \text{ ns Typ.}$

$P_D = 66 \text{ mW Typ.}$

Input Loading Factor = 1

Fan-Out = 8





FIGURE 1 — CIRCUIT SCHEMATIC



ELECTRICAL CHARACTERISTICS


Test procedures are shown for one inverter only.
Other inverters are tested in the same manner.

CHARACTERISTIC	SYMBOL PIN IN ()	MC936F TEST LIMITS						UNIT	MC836F, P TEST LIMITS						UNIT
		-55°C		+25°C		+125°C			0°C		+25°C		+75°C		
		MIN	MAX	MIN	MAX	MIN	MAX		MIN	MAX	MIN	MAX	MIN	MAX	
Output Voltage	$V_{OL(6)}$	---	0.40	---	0.40	---	0.45	Vdc	---	0.45	---	0.45	---	0.50	Vdc
	$V_{OH(6)}$	2.50	---	2.60	---	2.50	---	Vdc	2.60	---	2.60	---	2.50	---	Vdc
Short-Circuit Current	$I_{SC(6)}$	---	-1.34	---	-1.34	---	-1.30	mAdc	---	-1.30	---	-1.30	---	-1.25	mAdc
Reverse Current	$I_R(5)$	---	2.0	---	2.0	---	5.0	μ Adc	---	5.0	---	5.0	---	10.0	μ Adc
Output Leakage Current	$I_{CEX(6)}$	---	---	---	50	---	---	μ Adc	---	---	---	100	---	---	μ Adc
Forward Current	$I_F(5)$	---	-1.60	---	-1.60	---	-1.50	mAdc	---	-1.40	---	-1.40	---	-1.33	mAdc
Power Drain Current	$I_{PDH(14)}$	---	---	---	19.5	---	---	mAdc	---	---	---	24	---	---	mAdc
	$I_{MAX(14)}$	---	---	---	16.5	---	---	mAdc	---	---	---	24	---	---	mAdc
Switching Time (Pin 4 connected to Pin 5)	t_{pd+}	---	---	25	80	---	---	ns	---	---	25	80	---	---	ns
	t_{pd-}	---	---	10	30	---	---	ns	---	---	10	30	---	---	ns

Pins not listed are left open.

MC936F/MC836F, P (continued)

FIGURE 2 — SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



NOTE: All diodes are MC833 or equivalent

@ Test
Temperature
-55°C
MC936F +25°C
+125°C
0°C
MC836F,P +25°C
+75°C

TEST CONDITIONS												
mA			VOLTS									
11.4	-0.12	1.40	2.10	0	4.00	---	---	4.50	5.50	---	---	
12.0	-0.12	1.10	2.00	0	4.00	4.50	5.00	4.50	5.50	5.00	8.00	
10.8	-0.12	0.80	2.00	0	4.00	---	---	4.50	5.50	---	---	
12.0	-0.12	1.20	2.00	0.45	4.00	---	---	5.00	5.00	---	---	
12.0	-0.12	1.10	1.90	0.45	4.00	5.00	5.00	5.00	5.00	5.00	8.00	
11.4	-0.12	0.95	1.80	0.50	4.00	---	---	5.00	5.00	---	---	

CHARACTERISTIC	SYMBOL PIN IN ()	TEST CONDITIONS											GROUNDED PIN
		I_{OL} PIN	I_{OH} PIN	V_{IL} PIN	V_{IH} PIN	V_F PIN	V_R PIN	V_{CEX} PIN	V_{CC} PIN	V_{CCL} PIN	V_{CCH} PIN	V_{PD} PIN	
Output Voltage	$V_{OL(6)}$	6			5					14			7
	$V_{OH(6)}$		6	5					14				7
Short-Circuit Current	$I_{SC(6)}$									14			5,6,7
Reverse Current	$I_R(5)$					5				14			7
Output Leakage Current	$I_{CEX(6)}$						6,14						5,7
Forward Current	$I_F(5)$					5				14			7
Power Drain Current	$I_{PDH(14)}$										14		7
	$I_{MAX(14)}$											14	13,5,7,9,11,13
Switching Time Pin 4 connected to Pin 5	t_{pd+} t_{pd-}	Pulse In	Pulse Out							14			7
										14			7


Pins not listed are left open.

MC937F

MC837F, P



TO-86
CASE 83
SUFFIX F



UNIBLOC
PLASTIC PACKAGE
CASE 93
SUFFIX P

MDTL HEX INVERTER (Additions to MC930/ MC830 Series)

$t_{pd} = 25$ ns Typ.
 $P_D = 90$ mW Typ.
Input Loading Factor = 1
Fan-Out = 7





FIGURE 1 — CIRCUIT SCHEMATIC



ELECTRICAL CHARACTERISTICS


Test procedures are shown for one inverter only.
Other inverters are tested in the same manner.

CHARACTERISTIC	SYMBOL PIN IN ()	MC937F TEST LIMITS						UNIT	MC837F,P TEST LIMITS						UNIT
		-55°C		+25°C		+125°C			0°C		+25°C		+75°C		
		MIN	MAX	MIN	MAX	MIN	MAX		MIN	MAX	MIN	MAX	MIN	MAX	
Output Voltage	$V_{OL(6)}$	---	0.40	---	0.40	---	0.45	Vdc	---	0.45	---	0.45	---	0.50	Vdc
	$V_{OH(6)}$	2.50	---	2.60	---	2.50	---	Vdc	2.60	---	2.60	---	2.50	---	Vdc
Short-Circuit Current	$I_{SC(6)}$	---	-4.0	---	-4.0	---	-3.9	mAdc	---	-3.9	---	-3.9	---	-3.75	mAdc
Reverse Current	$I_R(5)$	---	2.0	---	2.0	---	5.0	μ Adc	---	5.0	---	5.0	---	10.0	μ Adc
Output Leakage Current	$I_{CEX(6)}$	---	---	---	50	---	---	μ Adc	---	---	---	100	---	---	μ Adc
Forward Current	$I_F(5)$	---	-1.60	---	-1.60	---	-1.50	mAdc	---	-1.40	---	-1.40	---	-1.33	mAdc
Power Drain Current	$I_{PDH(14)}$	---	---	---	32.0	---	---	mAdc	---	---	---	39	---	---	mAdc
	$I_{MAX(14)}$	---	---	---	16.5	---	---	mAdc	---	---	---	24	---	---	mAdc
Switching Time (Pin 4 connected to Pin 5)	t_{pd+}	---	---	15	60	---	---	ns	---	---	15	60	---	---	ns
	t_{pd-}	---	---	10	30	---	---	ns	---	---	10	30	---	---	ns

Pins not listed are left open.

MC937F/MC837F, P (continued)

FIGURE 2 — SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



NOTE: All diodes are MC833 or equivalent


@ Test
Temperature
-55°C
MC937F +25°C
+125°C
0°C
MC837F, P +25°C
+75°C

TEST CONDITIONS												
mA		VOLTS										
10.4	-0.12	1.40	2.10	0	4.00	---	---	4.50	5.50	---	---	---
11.0	-0.12	1.10	2.00	0	4.00	4.50	5.00	4.50	5.50	5.00	8.00	---
9.8	-0.12	0.80	2.00	0	4.00	---	---	4.50	5.50	---	---	---
11.0	-0.12	1.20	2.00	0.45	4.00	---	---	5.00	5.00	---	---	---
11.0	-0.12	1.10	1.90	0.45	4.00	5.00	5.00	5.00	5.00	5.00	8.00	---
10.4	-0.12	0.95	1.80	0.50	4.00	---	---	5.00	5.00	---	---	---

CHARACTERISTIC	SYMBOL PIN IN ()	I_{DL} PIN	I_{OH} PIN	V_{IL} PIN	V_{IH} PIN	V_F PIN	V_R PIN	V_{CEX} PIN	V_{CC} PIN	V_{CCL} PIN	V_{CCH} PIN	V_{PD} PIN	V_{MAX} PIN	GROUNDED PIN
Output Voltage	$V_{OL(6)}$	6			5					14				7
	$V_{OH(6)}$		6	5						14				7
Short-Circuit Current	$I_{SC(6)}$										14			5,6,7
Reverse Current	$I_{R(5)}$						5				14			7
Output Leakage Current	$I_{CEX(6)}$							6,14						5,7
Forward Current	$I_F(5)$					5						14		7
Power Drain Current	$I_{PDH(14)}$											14		7
	$I_{MAX(14)}$												14	1,3,5,7,9,11,13
Switching Time (Pin 4 connected to Pin 5)	t_{pd+} t_{pd-}	Pulse In	Pulse Out											
		5	6					14						7
		5	6					14						7

Pins not listed are left open.

MC946G
MC846G



CASE 96A
TO-100

$t_{pd} = 30$ ns typ

$P_D = 44$ mW typ

Input Loading Factor = 1

Fan-Out = 8





FIGURE 1 — CIRCUIT SCHEMATIC



ELECTRICAL CHARACTERISTICS

Test procedures are shown for one inverter only.


Other inverters are tested in the same manner.

CHARACTERISTIC	SYMBOL PIN IN ()	MC946G TEST LIMITS						UNIT	MC846G TEST LIMITS						UNIT
		-55°C		+25°C		+125°C			0°C		+25°C		+75°C		
		MIN	MAX	MIN	MAX	MIN	MAX		MIN	MAX	MIN	MAX	MIN	MAX	
Output Voltage	$V_{OL(4)}$	---	0.40	---	0.40	---	0.45	Vdc	---	0.45	---	0.45	---	0.50	Vdc
	$V_{OH(4)}$	2.50	---	2.60	---	2.50	---	Vdc	2.60	---	2.60	---	2.50	---	Vdc
Short-Circuit Current	$I_{SC(4)}$	---	-1.34	---	-1.34	---	-1.30	mAdc	---	-1.30	---	-1.30	---	-1.25	mAdc
Reverse Current	$I_R(3)$	---	2.0	---	2.0	---	5.0	μ Adc	---	5.0	---	5.0	---	10	μ Adc
Output Leakage Current	$I_{CEX(4)}$	---	---	---	50	---	---	μ Adc	---	---	---	100	---	---	μ Adc
Forward Current	$I_F(3)$	---	-1.60	---	-1.60	---	-1.50	mAdc	---	-1.40	---	-1.40	---	-1.33	mAdc
Power Drain Current	$I_{PDH(10)}$	---	---	---	13	---	---	mAdc	---	---	---	16	---	---	mAdc
	$I_{MAX(10)}$	---	---	---	11	---	---	mAdc	---	---	---	16	---	---	mAdc
Switching Time (Fig. 2) (Pin 4 connected to Pin 7)	t_{pd+}	---	---	25	80	---	---	ns	---	---	25	80	---	---	ns
	t_{pd-}	---	---	10	30	---	---	ns	---	---	10	30	---	---	ns

Pins not listed are left open.

MC946G/MC846G (continued)

FIGURE 2 — SWITCHING TIME TEST CIRCUIT AND WAVEFORMS




@ Test
 Temperature
 MC946G -55°C
 +25°C
 +125°C
 MC846G 0°C
 +25°C
 +75°C

		TEST CONDITIONS											
		mA		VOLTS									
		11.4	-0.12	1.40	2.10	0	4.00	---	---	4.50	5.50	---	---
MC946G	+25°C	12.0	-0.12	1.10	2.00	0	4.00	4.50	5.00	4.50	5.50	5.00	8.00
	+125°C	10.8	-0.12	0.80	2.00	0	4.00	---	---	4.50	5.50	---	---
		12.0	-0.12	1.20	2.00	0.45	4.00	---	---	5.00	5.00	---	---
MC846G	+25°C	12.0	-0.12	1.10	1.90	0.45	4.00	5.00	5.00	5.00	5.00	5.00	8.00
	+75°C	11.4	-0.12	0.95	1.80	0.50	4.00	---	---	5.00	5.00	---	---


CHARACTERISTIC	SYMBOL PIN IN ()	I _{DL} PIN	I _{DH} PIN	V _{IL} PIN	V _{IH} PIN	V _F PIN	V _R PIN	V _{CEX} PIN	V _{CC} PIN	V _{CCL} PIN	V _{CCH} PIN	V _{PD} PIN	V _{MAX} PIN	GROUND PIN
Output Voltage	V _{OL} (4) V _{OH} (4)	4	4	3	3			3		10	10			5
Short-Circuit Current	I _{SC} (4)										10			3,4,5
Reverse Current	I _R (3)										10			5
Output Leakage Current	I _{CEX} (4)								4,10					3,5
Forward Current	I _F (3)					3					10			5
Power Drain Current	I _{PDH} (10) I _{MAX} (10)											10	10	5 1,3,5,7,9
Switching Time (Fig. 2) (Pin 4 connected to Pin 7)	Pulse In Pulse Out t _{pd+} t _{pd-}													5 5

Pins not listed are left open.

MC949F
MC849F, P




TO-86
CASE 83
SUFFIX F



UNIBLOC
PLASTIC PACKAGE
CASE 93
SUFFIX P

$t_{pd} = 25$ ns typ
 $P_D = 66$ mW typ
Input Loading Factor = 1
Fall-Out = 7




Positive Logic:

3 = 1·2 8 = 9·10
6 = 4·5 11 = 12·13

MDTL QUAD 2-INPUT
"NAND/NOR" GATES
(Additions to MC930/MC830 Series)

FIGURE 1 — CIRCUIT SCHEMATIC



ELECTRICAL CHARACTERISTICS


Test procedures are shown for one gate only.
Other gates are tested in the same manner.

Characteristic	Symbol Pin No in ()	MC949 Test Limits						Unit	MC849 Test Limits						Unit
		-55°C		+25°C		+125°C			0°C		+25°C		+75°C		
		Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max	
Output Voltage	$V_{OL}(6)$...	0.40	...	0.40	...	0.45	Vdc	...	0.45	...	0.45	...	0.50	Vdc
	$V_{OH}(6)$	2.50	...	2.60	...	2.50	...	Vdc	2.60	...	2.60	...	2.50	...	Vdc
	$V_{OH}(6)$	2.50	...	2.60	...	2.50	...	Vdc	2.60	...	2.60	...	2.50	...	Vdc
Short-Circuit Current	$I_{SC}(6)$...	-4.0	...	-4.0	...	-3.9	mAdc	...	-3.9	...	-3.9	...	-3.75	mAdc
Reverse Current	$I_R(4)$...	2.0	...	2.0	...	5.0	μ Adc	...	5.0	...	5.0	...	10	μ Adc
	$I_R(5)$...	2.0	...	2.0	...	5.0	μ Adc	...	5.0	...	5.0	...	10	μ Adc
Output Leakage Current	$I_{CEX}(6)$	50	μ Adc	100	μ Adc
Forward Current	$I_F(4)$...	-1.60	...	-1.60	...	-1.50	mAdc	...	-1.40	...	-1.40	...	-1.33	mAdc
	$I_F(5)$...	-1.60	...	-1.60	...	-1.50	mAdc	...	-1.40	...	-1.40	...	-1.33	mAdc
Power Drain Current	$I_{PDH}(14)$	21.4	mAdc	26.2	mAdc
	$I_{MAX}(14)$	11.0	mAdc	16.0	mAdc
Switching Time (Pin 6 connected to Pin 9)	t_{pd}^+	15	60	ns	15	60	ns
	t_{pd}^-	10	30	ns	10	30	ns
	

Pins not listed are left open.

MC949F/MC849F, P (continued)

FIGURE 2 — SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



@Test Temperature	TEST CONDITIONS												
	mA		Volts										
	MC949	-55°C	10.4	-0.12	1.40	2.10	0	4.00	4.50	5.50	...
	+25°C	11.0	-0.12	1.10	2.00	0	4.00	4.50	5.00	4.50	5.50	5.00	8.00
	+125°C	9.8	-0.12	0.80	2.00	0	4.00	4.50	5.50
MC849	0°C	11.0	-0.12	1.20	2.00	0.45	4.00	5.00	5.00
	+25°C	11.0	-0.12	1.10	1.90	0.45	4.00	5.00	5.00	5.00	5.00	5.00	8.00
	+75°C	10.4	-0.12	0.95	1.80	0.50	4.00	5.00	5.00


Characteristic	Symbol Pin No in ()	I _{OL} Pin No	I _{OH} Pin No	V _{IL} Pin No	V _{IH} Pin No	V _F Pin No	V _R Pin No	V _{CEX} Pin No	V _{CC} Pin No	V _{CCL} Pin No	V _{CCH} Pin No	V _{PD} Pin No	V _{MAX} Pin No	Grounded Pin No
Output Voltage	V _{OL} (6) V _{OH} (6) V _{OH} (6)	6	6	5	4,5	14	7
Short-Circuit Current	I _{SC} (6)	14	4,6,7
Reverse Current	I _R (4) I _R (5)	4	5	14	5,7 4,7
Output Leakage Current	I _{CEX} (6)	6,14	4,7
Forward Current	I _F (4) I _F (5)	4	5	14	7 7
Power Drain Current	I _{PDH} (14) I _{MAX} (14)	14	...	7 1,4,7,9,12
Switching Time (Pin 6 connected to Pin 9)	t _{pd+} t _{pd-}	Pulse In 9	Pulse Out 8	14	7 7

Pins not listed are left open.

MC 949G
MC849G




TO-100
CASE 96A



MDTL QUAD INVERTER
(Additions to MC930/MC830 Series)

$t_{pd} = 25 \text{ ns typ}$
 $P_D = 60 \text{ mW typ}$
Input Loading Factor = 1
Fan-Out = 7

FIGURE 1 — CIRCUIT SCHEMATIC



ELECTRICAL CHARACTERISTICS



Test procedures are shown for one inverter only.
Other inverters are tested in the same manner.

CHARACTERISTIC	SYMBOL PIN IN ()	MC949G TEST LIMITS						UNIT	MC849G TEST LIMITS						UNIT
		-55°C		+25°C		+125°C			0°C		+25°C		+75°C		
		MIN	MAX	MIN	MAX	MIN	MAX		MIN	MAX	MIN	MAX	MIN	MAX	
Output Voltage	$V_{OL(4)}$	---	0.40	---	0.40	---	0.45	Vdc	---	0.45	---	0.45	---	0.50	Vdc
	$V_{OH(4)}$	2.50	---	2.60	---	2.50	---	Vdc	2.60	---	2.60	---	2.50	---	Vdc
Short-Circuit Current	$I_{SC(4)}$	---	-4.0	---	-4.0	---	-3.9	mAdc	---	-3.9	---	-3.9	---	-3.75	mAdc
Reverse Current	$I_R(3)$	---	2.0	---	2.0	---	5.0	μ Adc	---	5.0	---	5.0	---	10	μ Adc
Output Leakage Current	$I_{CEX(4)}$	---	---	---	50	---	---	μ Adc	---	---	---	100	---	---	μ Adc
Forward Current	$I_F(3)$	---	-1.60	---	-1.60	---	-1.50	mAdc	---	-1.40	---	-1.40	---	-1.33	mAdc
Power Drain Current	$I_{PDH(10)}$	---	---	---	21.4	---	---	mAdc	---	---	---	26.2	---	---	mAdc
	$I_{MAX(10)}$	---	---	---	11.0	---	---	mAdc	---	---	---	16.0	---	---	mAdc
Switching Time (Fig.2) (Pin 4 connected to Pin 7)	t_{pd+}	---	---	15	60	---	---	ns	---	---	15	60	---	---	ns
	t_{pd-}	---	---	10	30	---	---	ns	---	---	10	30	---	---	ns

Pins not listed are left open.

MC949G/MC849G (continued)

FIGURE 2 — SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



@ Test
Temperature
MC949G +55°C
 +25°C
 +125°C
MC849G 0°C
 +25°C
 +75°C

		TEST CONDITIONS											
		mA		VOLTS									
		10.4	-0.12	1.40	2.10	0	4.00	---	---	4.50	5.50	---	---
		11.0	-0.12	1.10	2.00	0	4.00	4.50	5.00	4.50	5.50	5.00	8.00
		9.8	-0.12	0.80	2.00	0	4.00	---	---	4.50	5.50	---	---
		11.0	-0.12	1.20	2.00	0.45	4.00	---	---	5.00	5.00	---	---
		11.0	-0.12	1.10	1.90	0.45	4.00	5.00	5.00	5.00	5.00	5.00	8.00
		10.4	-0.12	0.95	1.80	0.50	4.00	---	---	5.00	5.00	---	---

CHARACTERISTIC	SYMBOL PIN IN ()	I _{DL} PIN	I _{OH} PIN	V _{IL} PIN	V _{IH} PIN	V _F PIN	V _R PIN	V _{CEX} PIN	V _{CC} PIN	V _{CC1} PIN	V _{CC2} PIN	V _{PD} PIN	V _{MAX} PIN	GROUND PIN
Output Voltage	V _{OL} (4)	4			3						10			5
	V _{OH} (4)		4	3							10			5
Short-Circuit Current	I _{SC} (4)										10			3,4,5
Reverse Current	I _R (3)						3				10			5
Output Leakage Current	I _{CEX} (4)							4,10						3,5
Forward Current	I _F (3)					3					10			5
Power Drain Current	I _{PDH} (10)											10		5
	I _{MAX} (10)												10	1,3,5,7,9
Switching Time (Fig.2) (Pin 4 connected to Pin 7)	t _{pd+} t _{pd-}	Pulse In	Pulse Out											
		7	6						10					5
		7	6						10					5

Pins not listed are left open.

MC950F, G MC850F, G, P


MDTL PULSE TRIGGERED BINARY (Additions to MC930/MC830 Series)



TO-100
CASE 96A
SUFFIX G



TO-86
CASE 83
SUFFIX F




UNIBLOC
PLASTIC PACKAGE
CASE 93
SUFFIX P

The MC950/MC850 is a high-speed gated flip-flop which utilizes capacitive coupling of the pulse-triggered set and clear inputs. Directly coupled set and clear inputs are available as well as direct set and clear inputs that respond to dc levels and override the clocked inputs. Separate clock signals may be applied to the capacitively coupled inputs or they may be tied together to obtain single-channel triggering operation. Maximum toggle frequency is typically 40 MHz at 25°C with power dissipation on the order of 30 mW.

Typical applications include binary ripple counters, shift registers, and similar applications. It may be used to advantage in high-speed portions of digital systems that are presently using MDTL circuitry.

$t_{pd} = 15$ ns
 $P_D = 50$ mW

The numbers in parentheses indicate loading at each terminal.



SYNCHRONOUS
TRUTH TABLE

t_n				t_{n+1}
S ₁	S ₂	C ₁	C ₂	Q _n
0	0	0	0	U
1	X	1	X	Q _n
X	1	X	1	Q _n
0	1	1	0	Q _n
0	0	X	1	1
0	0	1	X	1
1	X	0	0	0
X	1	0	0	0

ASYNCHRONOUS
TRUTH TABLE

S ₀	C ₀	Q	\bar{Q}
1	1	NC	NC
0	1	1	0
1	0	0	1
0	0	1	1


SINGLE TRIGGER
TRUTH TABLE
(Pins S₂ and C₁ tied together)

t_n		t_{n+1}
S ₁	C ₂	Q
0	0	U
1	0	0
0	1	1
1	1	Q _n

0 = low state (more negative) 1 = high state (more positive)



X = don't care U = indeterminate state NC = no change

CIRCUIT SCHEMATIC



*Available with Flat and Plastic-Packaged devices only.

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



MC950F, G/MC850F, G, P (continued) ELECTRICAL CHARACTERISTICS

Schematic "P" and "P" Packages "G" Package	PIN CONNECTIONS											
	a	b	c	d	e	f	g	k	m	n	p	r
	1	2	3	4	5	6	7	10	11	12	13	14
	1	—	2	3	4	5	6	7	8	—	9	10

@ Test Temperature

MC950

MC850

—55°C

+25°C

+125°C

0°C

+75°C

TEST CURRENT/VOLTAGE VALUES											
mA		Volts									
I _{OL}	I _{OH}	V _I	V _A	V _{CEX}	V _{CC}	V _{CC1}	V _{CEH}	V _{RO}	V _{FIN}		
11.4	-1.50	0	4.00	—	—	4.50	5.50	—	—		
12.0	-1.50	0	4.00	4.50	5.00	4.50	5.50	5.08	6.00		
10.8	-1.50	0	4.00	—	—	4.50	5.50	—	—		
14.0	-1.50	0.45	4.00	—	—	5.00	5.00	—	—		
14.0	-1.50	8.45	4.00	5.00	5.00	5.00	5.00	6.00	6.00		
13.3	-1.50	0.50	4.00	—	—	5.00	5.00	—	—		

Characteristic	Symbol	Pin Under Test	MC950 TEST LIMITS						TEST CURRENT/VOLTAGE APPLIED TO PINS LISTED BELOW:															
			-55°C		+25°C		0°C		+25°C		+75°C		I _{OL}	I _{OH}	V _I	V _A	V _{CEX}	V _{CC}	V _{CC1}	V _{CEH}	V _{RO}	V _{FIN}	gnd	
Output Voltage	V _{OL}	c	—	0.40	—	0.40	—	0.45	—	0.45	—	0.50	c	—	—	—	—	—	—	—	—	—	—	a, g
	V _{OH}	m	—	0.40	—	0.40	—	0.45	—	0.45	—	0.50	m	—	—	—	—	—	—	—	—	—	—	g, p
	V _{OH1}	c	2.50	—	2.60	—	2.50	—	2.60	—	2.50	—	—	c	—	—	—	—	—	—	—	—	—	g, p
	V _{OH2}	m	2.50	—	2.60	—	2.50	—	2.60	—	2.50	—	—	m	—	—	—	—	—	—	—	—	—	a, b, g
Short-Circuit Current	I _{SC}	c	-11.5	—	-14.0	—	-13.0	—	-13.7	—	-12.6	—	—	—	—	—	—	—	—	—	—	—	—	c, g, p
	I _{SC}	m	-11.5	—	-14.0	—	-13.0	—	-13.7	—	-12.6	—	—	—	—	—	—	—	—	—	—	—	—	a, g, m
Reverse Current	I _R	a	—	2.0	—	2.0	—	5.0	—	5.0	—	10	—	—	—	—	—	—	—	—	—	—	—	g
	I _R	p	—	2.0	—	2.0	—	5.0	—	5.0	—	10	—	—	—	—	—	—	—	—	—	—	—	g
	I _{RCR}	e	—	20	—	20	—	30	—	30	—	40	—	—	—	—	—	—	—	—	—	—	—	d, g, j
	I _{RCR}	f	—	20	—	20	—	30	—	30	—	40	—	—	—	—	—	—	—	—	—	—	—	d, g, j
Output Leakage Current	I _{OX}	c	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	c, g, p
	I _{OX}	m	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	a, g, m
Forward Current	I ₅ I _F	a	-2.40	—	-2.40	—	-2.25	—	-2.2	—	-2.1	—	—	—	—	—	—	—	—	—	—	—	—	g
	I ₅ I _F	p	-2.40	—	-2.40	—	-2.25	—	-2.2	—	-2.1	—	—	—	—	—	—	—	—	—	—	—	—	g
	I ₅ I _F	d	-2.40	—	-2.40	—	-2.25	—	-2.2	—	-2.1	—	—	—	—	—	—	—	—	—	—	—	—	g
	I ₅ I _F	k	-2.40	—	-2.40	—	-2.25	—	-2.2	—	-2.1	—	—	—	—	—	—	—	—	—	—	—	—	g
	I ₅ I _F	b	-4.60	—	-6.90	—	-3.85	—	-3.85	—	-3.85	—	—	—	—	—	—	—	—	—	—	—	—	b, g
Power Drain Current	I ₁ I ₁	n	-4.60	—	-6.90	—	-3.85	—	-3.85	—	-3.85	—	—	—	—	—	—	—	—	—	—	—	—	g, n
	I ₁ I ₁	r	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	g
Switching Time	t _{EX+}	c	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	g
	t _{EX-}	c	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	g

Pins not listed are left open.

① Momentarily ground this terminal before taking measurement.


② Test applies to devices in Flat and Plastic packages only.

MC951F, G MC851F, G, P


MDTL MONOSTABLE MULTIVIBRATOR (Additions to MC930/MC830 Series)



**TO-100
CASE 96A
SUFFIX G**



**TO-86
CASE 83
SUFFIX F**




**UNIBLOC
PLASTIC PACKAGE
CASE 93
SUFFIX P**

The MC951/MC851 is a monolithic monostable multivibrator circuit which gives complementary output pulses upon the dynamic zero transition of the input waveform. The output pulse width is determined by an R-C timing circuit and, due to differentiation of the input, is essentially independent of the input pulse width. With internal components, nominal pulse width is 120 ns.


Provisions are available to increase the pulse width by adding external capacitance and to increase pulse width stability by utilizing a precision external resistor in place of the internal charging resistor.

Typical applications include analog comparators, elimination of transients on pulse waveforms, and provision for delays to insure the proper sequence of digital operations in computer applications.



$t_{pd} = 40 \text{ ns}$
 $P_o = 30 \text{ mW}$

CIRCUIT SCHEMATIC



NOTE: When the internal timing resistor (9 kΩ) is to be used, connect Pin j to Pin r. **DO NOT MAKE THIS CONNECTION IF USING THE EXTERNAL CAPACITOR AND RESISTOR.**

*Available with Flat and Plastic Packaged devices only.

APPLICATIONS INFORMATION

Output Pulse Width

External Components Used	Internal Resistor Connection	Pulse Width ns (approx)
None	Pin j to Vcc	100
C_{ext} (between Pins k & m)	Pin j to Vcc	$4.5(C_{ext} + 20)$
R_{ext} (between Pin k & Vcc) (9 kΩ min., 15 kΩ max)	Pin j open	$0.5 R_{ext}(C_{ext} + 20)$



Capacitance values in pF

Maximum Input Fall Time to Trigger

t_r nK	Voltage Swing Volts
25	1.0
50	2.0
100	4.0

Output duty cycle $\leq 40\%$. Higher duty cycles obtainable at a possible decrease of performance.

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



ELECTRICAL CHARACTERISTICS

	PIN CONNECTIONS										
	a	b	c	d	e	f	g	j	k	m	r
Schematic	1	2	3	4	5	6	7	9	10	11	14
"F" and "P" Packages	7	8	9	—	—	10	1	2	3	4	6


Characteristic	Pin Under Test	Symbol	MC951 TEST LIMITS										MC851 TEST LIMITS										TEST CURRENT/VOLTAGE VALUES											
			-55°C			+25°C			+125°C			0°C			+25°C			+75°C			@ Test Temperature				Volts									
			Min	Max	Unit	Min	Max	Unit	Min	Max	Unit	Min	Max	Unit	Min	Max	Unit	Min	Max	Unit	I _{OL}	I _{OH}	V _F	V _K	V _E	V _{CC}	V _{ECL}	V _{CECH}	V _{FD}	V _{max}				
			mA	mA		mA	mA		mA	mA		mA	mA		mA	mA		mA	mA		mA	mA	V	V	V	V	V	V	V	V	V			
Output voltage	a	V _{OL}	—	0.40	—	0.40	—	0.45	Vdc	—	0.40	—	0.45	—	0.45	—	0.45	—	0.50	Vdc	a	—	—	—	—	r	—	—	g,k					
	a	V _{OL} (1)	—	0.40	—	0.40	—	0.45	Vdc	—	0.40	—	0.45	—	0.45	—	0.45	—	0.50	Vdc	a	—	—	—	—	r	—	—	e,g					
	f	V _{OL}	—	0.40	—	0.40	—	4.45	Vdc	—	0.40	—	0.45	—	0.45	—	0.45	—	0.50	Vdc	f	a	—	—	—	r	—	—	g					
	a	V _{OH}	2.50	—	2.60	—	2.60	—	2.50	Vdc	2.60	—	2.60	—	2.50	—	2.50	—	—	Vdc	a	a	—	—	—	r	—	—	g,k					
Reverse Current	k	I _k	—	2.0	—	2.0	—	5.0	μAdc	—	2.0	—	2.0	—	5.0	—	5.0	—	10	μAdc	—	—	—	c	—	r	—	b,g						
	d	I _k (1)	—	2.0	—	2.0	—	5.0	μAdc	—	2.0	—	2.0	—	5.0	—	5.0	—	10	μAdc	—	—	—	d	—	r	—	b,g						
Forward Current	b	0.5If	-0.80	—	-0.80	—	-0.75	—	mAdc	-0.70	—	-0.70	—	-0.67	—	-0.67	—	—	—	mAdc	—	—	b	—	—	r	—	g						
	c	0.5If/2If(2)	-0.80	-3.20	-0.80	-3.20	-0.75	-3.00	mAdc	-0.70	-2.80	-0.70	-2.80	-0.67	-2.67	-0.67	-2.67	-0.67	-2.67	mAdc	—	—	c	d	—	r	—	g						
	d	0.5If/2If(2)	-0.80	-3.20	-0.80	-3.20	-0.75	-3.00	mAdc	-0.70	-2.80	-0.70	-2.80	-0.67	-2.67	-0.67	-2.67	-0.67	-2.67	mAdc	—	—	d	c	—	r	—	g						
	m	0.5If	-0.80	—	-0.80	—	-0.75	—	mAdc	-0.70	—	-0.70	—	-0.67	—	-0.67	—	—	—	mAdc	—	—	k	—	—	r	—	g						
	j	I _j	—	0.50	—	0.50	0.75	—	mAdc	—	0.50	—	0.45	0.80	—	0.45	0.80	—	—	mAdc	—	—	—	—	—	r	—	g,k						
Power Drain Current	Q	I _{PO} (2)	—	—	—	9	—	—	mAdc	—	—	—	12	—	—	—	—	—	—	mAdc	—	—	—	—	—	r	—	c,d,g						
	r	I _{PR} (3)	—	—	—	22	—	—	mAdc	—	—	—	25	—	—	—	—	—	—	mAdc	—	—	—	—	—	r	—	c,d,g						
Switching Times	f	t _{pd+}	—	—	—	50	—	—	ns	—	—	—	50	—	—	—	—	—	—	ns	—	—	—	—	—	r	—	g						
	a	t _{pd-}	—	—	—	50	—	—	ns	—	—	—	50	—	—	—	—	—	—	ns	—	—	—	—	—	r	—	g						
	a	PW	—	—	—	90	160	—	ns	—	—	—	90	160	—	90	160	—	—	ns	—	—	—	—	—	r	—	g						
	f	PW	—	—	—	90	160	—	ns	—	—	—	90	160	—	90	160	—	—	ns	—	—	—	—	—	r	—	g						

(1) Test applies to devices in Flat and Plastic packages only. (2) Test given for all packages; use available pins for applied voltages or ground (i.e., one input missing on Metal Can).
 (3) Min/Max. (4) I_{PO} is measured into Pins j and r simultaneously.

MC952, MC852
MC953, MC853
MC955, MC855
MC956, MC856



CASE 83
TO-86
 SUFFIX F (all types)




CASE 93
 UNIBLOC
 PLASTIC PACKAGE
 SUFFIX P
 (MC852 thru MC856 only)

MDTL DUAL J-K FLIP-FLOPS
(Additions to MC930/MC830 Series)

$t_{pd} = 40$ ns typ (all types)


Total $P_D = 120$ mW typ - MC952/MC852, MC953/MC853
 140 mW typ - MC955/MC855, MC956/MC856

MC952/MC852



* 12 for MC852

MC953/MC853



* 12 for MC853

Number in parenthesis indicates loading.

Each section of the MC952/MC852 and MC953/MC853 dual J-K clocked flip-flops consists of two directly-coupled flip-flops operating on the familiar "master-slave" principle. Operation depends only on voltage levels, so the rise and fall times of the input clock are unimportant in determining the state of the flip-flop. Input information is stored in the "master" flip-flop when the clock voltage is high and is transferred to the "slave" when the clock voltage goes low.

The MC952/MC852 has a common clock input which makes this device suitable for clocked counters and shift register applications. A common direct clear (C_D) and separate direct sets (S_D) are available. The direct inputs override all synchronous inputs.

The MC953/MC853 has separate clock inputs to each flip-flop, which makes the device suitable for ripple counter applications. Separate direct set inputs which override the synchronous inputs are also provided.

The outputs of the flip-flops are buffered, thereby reducing the possibility of circuit disturbance from external line noise.

MC952/852, MC953/853, MC955/855, MC956/856 (continued)

ASYNCHRONOUS TRUTH TABLE
MC952/MC852 and MC955/MC855

S_D Pin 4 (10)	C_D Pin 13	Q Pin 6 (8)	\bar{Q} Pin 5 (9)
1	1	NC	NC
0	1	1	0
1	0	0	1
0	0	1	1

ASYNCHRONOUS TRUTH TABLE
MC953/MC853 and MC956/MC856


S_D Pin 4 (10)	Q Pin 6 (8)	\bar{Q} Pin 5 (9)
1	NC	NC
0	1	0

J-K TRUTH TABLE — All Types


t_n		t_{n+1}
J Pin 3 (11)	K Pin 2 (12)	Q Pin 6 (8)
0	0	Q_n
1	0	1
0	1	0
1	1	\bar{Q}_n

Asynchronous inputs, direct set (S_D) and direct clear (C_D), override the synchronous inputs; they are independent of all other inputs. Number in parenthesis indicates pin number of other side.

MC955/MC855



MC956/MC856



Number in parenthesis indicates loading.

Each section of the MC955/MC855 and MC956/MC856 dual J-K clocked flip-flops consists of two directly-coupled flip-flops operating on the familiar "master-slave" principle. Input information is stored in the "master" flip-flop when the clock voltage is high and is transferred to the "slave" when the clock voltage goes low.


The MC955/MC855 has a common clock input which makes this device suitable for clocked counters and shift register applications. A common direct clear (C_D) and separate direct sets (S_D) are available. The direct inputs override all synchronous inputs.

The MC956/MC856 has separate clock inputs to each flip-flop, which makes the device suitable for ripple counter applications. Separate direct set inputs which override the synchronous inputs are also provided.

The outputs of the flip-flops are buffered, thereby reducing the possibility of circuit disturbance from external line noise. The output pull-up resistor has been changed from that utilized in the MC952/MC852 and MC953/MC853 in order to improve the propagation delay versus capacitance characteristics.

MC952/852, MC953/853, MC955/855, MC956/856 (continued)

CIRCUIT SCHEMATIC (½ of circuit shown)




- (a) Used only on MC952/MC852 and MC955/MC855
- (b) Used only on MC952/MC852 and MC953/MC853
- (c) Used only on MC955/MC855 and MC956/MC856
- (d) Pin 13 used for other side of MC953/MC853 and MC956/MC856

R1 - 6 k ohms for MC952/MC852 and MC953/MC853
 2 k ohms for MC955/MC855 and MC956/MC856


NOTE: Number in parenthesis indicates pin number for other half of the schematic. Ground and V_{CC} pins are common to both sides.

MC952/852, MC953/853, MC955/855, MC956/856 (continued)

**PROPAGATION DELAY TIME TEST
CIRCUIT AND WAVEFORMS**



PULSE WIDTH = 200 ns
 $V_{in} = 4\text{ V}$
 0 Vdc
 PULSE INPUT
 $t_r = t_f = 10\text{ ns}$




Test circuit shown for MC952/MC852 and MC955/MC855.
 Use dotted-line connection for MC953/MC853 and MC956/MC856,
 which have separate toggle inputs.

Ground pin 7. Only connected inputs are shown. All others are open.
 MC833 or equivalent used for diodes.

TEST	R
t_{pd}^+	3.9 kohms
t_{pd}^-	400 ohms

CLOCK PULSE WAVEFORMS



TEST CONDITIONS

T_A	V_{CPTH}	
	MC952/MC953	MC955/MC956
-55°C	1.15 V	1.30 V
-25°C	0.95 V	1.15 V
+125°C	0.65 V	0.85 V
MC852/MC853		
0°C	1.00 V	1.20 V
-25°C	0.95 V	1.15 V
+75°C	0.65 V	0.85 V

ELECTRICAL CHARACTERISTICS MC952/852, MC955/855

CHARACTERISTIC	SYMBOL (PIN IN)	MC952/MC955 TEST LIMITS						MC852/MC855 TEST LIMITS								
		55°C		+25°C		+125°C		0°C		+25°C		+75°C				
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT	MIN	MAX	MIN	MAX	UNIT			
Output Voltage	VOL(5)	...	0.40	...	0.40	...	0.45	Vdc	...	0.45	...	0.45	...	0.50	Vdc	
	VOL(6)	...	0.40	...	0.40	...	0.45	Vdc	...	0.45	...	0.45	...	0.50	Vdc	
	VOL(8)	...	0.40	...	0.40	...	0.45	Vdc	...	0.45	...	0.45	...	0.50	Vdc	
	VOL(9)	...	0.40	...	0.40	...	0.45	Vdc	...	0.45	...	0.45	...	0.50	Vdc	
	V0H(5)	2.50	...	2.60	...	2.50	...	Vdc	2.60	...	2.60	...	2.50	...	Vdc	
	V0H(5)	2.50	...	2.60	...	2.50	...	Vdc	2.60	...	2.60	...	2.50	...	Vdc	
	V0H(6)	2.50	...	2.60	...	2.50	...	Vdc	2.60	...	2.60	...	2.50	...	Vdc	
	V0H(6)	2.50	...	2.60	...	2.50	...	Vdc	2.60	...	2.60	...	2.50	...	Vdc	
	V0H(8)	2.50	...	2.60	...	2.50	...	Vdc	2.60	...	2.60	...	2.50	...	Vdc	
	V0H(8)	2.50	...	2.60	...	2.50	...	Vdc	2.60	...	2.60	...	2.50	...	Vdc	
	V0H(9)	2.50	...	2.60	...	2.50	...	Vdc	2.60	...	2.60	...	2.50	...	Vdc	
	V0H(9)	2.50	...	2.60	...	2.50	...	Vdc	2.60	...	2.60	...	2.50	...	Vdc	
Short-Circuit Current MC952/MC852	ISC(5)	-1.45	-2.45	-1.30	-2.25	-1.15	-2.00	mAdc	-1.25	-2.50	-1.15	-2.30	-1.05	-2.15	mAdc	
	ISC(6)	-1.45	-2.45	-1.30	-2.25	-1.15	-2.00	mAdc	-1.25	-2.50	-1.15	-2.30	-1.05	-2.15	mAdc	
	ISC(8)	-1.45	-2.45	-1.30	-2.25	-1.15	-2.00	mAdc	-1.25	-2.50	-1.15	-2.30	-1.05	-2.15	mAdc	
	ISC(9)	-1.45	-2.45	-1.30	-2.25	-1.15	-2.00	mAdc	-1.25	-2.50	-1.15	-2.30	-1.05	-2.15	mAdc	
	MC955/MC855	ISC(5)	-3.00	-5.10	-2.70	-4.60	-2.40	-4.10	mAdc	-2.60	-5.20	-2.35	-4.75	-2.20	-4.40	mAdc
		ISC(6)	-3.00	-5.10	-2.70	-4.60	-2.40	-4.10	mAdc	-2.60	-5.20	-2.35	-4.75	-2.20	-4.40	mAdc
ISC(8)		-3.00	-5.10	-2.70	-4.60	-2.40	-4.10	mAdc	-2.60	-5.20	-2.35	-4.75	-2.20	-4.40	mAdc	
Reverse Current All Types	IR(2)	...	2.0	...	2.0	...	5.0	μAdc	...	5.0	...	5.0	...	10	μAdc	
	IR(3)	...	2.0	...	2.0	...	5.0	μAdc	...	5.0	...	5.0	...	10	μAdc	
	IR(4)	...	2.0	...	2.0	...	5.0	μAdc	...	5.0	...	5.0	...	10	μAdc	
	IR(10)	...	2.0	...	2.0	...	5.0	μAdc	...	5.0	...	5.0	...	10	μAdc	
	IR(11)	...	2.0	...	2.0	...	5.0	μAdc	...	5.0	...	5.0	...	10	μAdc	
	IR(12)	...	2.0	...	2.0	...	5.0	μAdc	...	5.0	...	5.0	...	10	μAdc	
MC952/MC852	21R(13)	...	4.0	...	4.0	...	10	μAdc	...	10	...	10	...	20	μAdc	
	21RCP(1)	...	20	...	20	...	40	μAdc	...	40	...	40	...	60	μAdc	
	21RCP(1)	...	20	...	20	...	40	μAdc	...	40	...	40	...	60	μAdc	
Forward Current	2/3IF(2)	...	-1.07	...	-1.07	...	-1.00	mAdc	...	-0.95	...	-0.95	...	-0.90	mAdc	
	2/3IF(3)	...	-1.07	...	-1.07	...	-1.00	mAdc	...	-0.95	...	-0.95	...	-0.90	mAdc	
	2/3IF(11)	...	-1.07	...	-1.07	...	-1.00	mAdc	...	-0.95	...	-0.95	...	-0.90	mAdc	
	2/3IF(12)	...	-1.07	...	-1.07	...	-1.00	mAdc	...	-0.95	...	-0.95	...	-0.90	mAdc	
	2IFCP(1)	...	-6.40	...	-6.40	...	-6.00	mAdc	...	-5.60	...	-5.60	...	-5.34	mAdc	
	2IFCP(1)	...	-6.40	...	-6.40	...	-6.00	mAdc	...	-5.60	...	-5.60	...	-5.34	mAdc	
	IF(4)	...	-3.20	...	-3.20	...	-3.00	mAdc	...	-2.80	...	-2.80	...	-2.67	mAdc	
	IF(10)	...	-3.20	...	-3.20	...	-3.00	mAdc	...	-2.80	...	-2.80	...	-2.67	mAdc	
	2IF(13)	...	-6.40	...	-6.40	...	-6.00	mAdc	...	-5.60	...	-5.60	...	-5.34	mAdc	
	Power Drain Current	MC952/MC852	IMAX(14)	32	mAdc	36	mAdc
MC955/MC855		IMAX(14)	38	mAdc	45	mAdc	
MC952/MC852		IPDH(14)	22	mAdc	28	mAdc	
MC955/MC855		IPDH(14)	27	mAdc	34	mAdc	
Switching Time	MC952/MC852	t _{pd+}	25	100	...	ns	25	100	...	ns	
	MC955/MC855	t _{pd+}	25	75	...	ns	25	75	...	ns	
	All Types	t _{pd-}	15	55	...	ns	15	55	...	ns	
	MC952/MC852	t _{pd+}	25	100	...	ns	25	100	...	ns	
	MC955/MC855	t _{pd+}	25	75	...	ns	25	75	...	ns	
	All Types	t _{pd-}	15	55	...	ns	15	55	...	ns	

Pins not listed are left open

* Applied after Clock Pulse

† CP_a = Clock Pulse a

‡ CP_c = Clock Pulse c

⊞ Momentary Ground

} See Clock Pulse Waveforms

MC952/852, MC953/853, MC955/855, MC956/856 (continued)

@ Test
Temperature

-55°C
MC952/MC955
+25°C
+125°C
0°C
MC852/MC855
+25°C
+75°C

TEST CONDITIONS										
mA					VOLTS					
Ⓢ	-0.12	1.40	2.10	0	4.00	---	4.50	5.50	---	---
Ⓢ	-0.12	1.10	2.00	0	4.00	5.00	4.50	5.50	5.00	8.00
Ⓢ	-0.12	0.80	2.00	0	4.00	---	4.50	5.50	---	---
Ⓢ	-0.12	1.20	2.00	0.45	4.00	---	5.00	5.00	---	---
Ⓢ	-0.12	1.10	1.90	0.45	4.00	5.00	5.00	5.00	5.00	8.00
Ⓢ	-0.12	0.95	1.80	0.50	4.00	---	5.00	5.00	---	---

CHARACTERISTIC	SYMBOL PIN IN ()	I _{OL} PIN	I _{OH} PIN	V _{IL} PIN	V _{IH} PIN	V _F PIN	V _R PIN	V _{CC} PIN	V _{CCL} PIN	V _{CCH} PIN	V _{PD} PIN	V _{MAX} PIN	CP _A Pin	CP _C Pin	Grounded Pin	
Output Voltage	V _{OL} (5)	5*	2						14						7,13 ^W	
	V _{OL} (6)	6*	3						14						4 ^W ,7	
	V _{OL} (8)	8*	11						14						7,10 ^W	
	V _{OL} (9)	9*	12						14						7,13 ^W	
	V _{OH} (5)		5*	3	2				14				1		4 ^W ,7	
	V _{OH} (6)		5	2,13	4				14				1		7	
	V _{OH} (8)		6*	2	3				14				1		7,13 ^W	
	V _{OH} (9)		6	3,4	13				14				1		7	
	V _{OH} (5)		8*	12	11				14				1		7,13 ^W	
	V _{OH} (6)		8	10,11	13				14				1		7	
Short-Circuit Current	MC952/MC852	I _{SC} (5)												1	5,7	
		I _{SC} (6)												1	6,7	
		I _{SC} (8)												1	7,8	
	MC955/MC855	I _{SC} (9)												1	7,9	
		I _{SC} (5)												1	5,7	
		I _{SC} (6)												1	6,7	
Reverse Current	All Types	I _R (2)					2				14				1,7	
		I _R (3)					3				14				1,7	
		I _R (4)					4				14		1		2,6,7	
		I _R (10)					10				14		1		7,8,12	
		I _R (11)					11				14				1,7	
	MC952/MC852 MC955/MC855	I _R (12)					12				14				1,7	
		2I _R (13)					13				14		1		3,5,7,9,11	
		2I _{RCP} (1)					1,14								2,3,5,6,7,8,9,11,12	
		2I _{RCP} (1)					1				14				2,3,5,6,7,8,9,11,12	
		Forward Current	2/3I _F (2)					2					14			1
2/3I _F (3)						3					14			1	7	
2/3I _F (11)						11					14			1	7	
2/3I _F (12)						12					14			1	7	
2I _{FCP} (1)				4,10		1					14				7	
2I _{FCP} (1)				13		1					14				7	
I _{FS} (4)						4					14				2,3,7,13	
I _{FS} (10)						10					14				7,11,12,13	
2I _{FS} (13)					13					14				2,3,4,7,10,11,12		
Power Drain Current	MC952/MC852	I _{MAX} (14)										14			1,2,3,4,7,10,11,12	
	MC955/MC855	I _{MAX} (14)										14			1,2,3,4,7,10,11,12	
	MC952/MC852	I _{PDH} (14)									14				7	
	MC955/MC855	I _{PDH} (14)									14				7	
Switching Time	MC952/MC852	t _{pd+}	Pulse In	Pulse Out							14				7	
		t _{pd+}	1	6							14				7	
	MC955/MC855	t _{pd+}	1	6								14				7
		t _{pd+}	1	6								14				7
	All Types	t _{pd+}	1	8								14				7
		t _{pd+}	1	8								14				7

Ⓢ I_{OL} Values (mA):

	MC952	MC955
-55°C	14.6	13.0
+25°C	15.2	13.6
+125°C	13.8	12.3

	MC852	MC855
0°C	16.8	15.4
+25°C	16.8	15.4
+75°C	16.0	14.6

ELECTRICAL CHARACTERISTICS MC953/853, MC956/856

CHARACTERISTIC	SYMBOL PIN NO IN ()	MC953/MC956 TEST LIMITS						MC853/MC856 TEST LIMITS								
		-55°C		+25°C		+125°C		0°C		+25°C		+75°C		UNIT		
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX			
Output Voltage	VOL(5)	---	0.40	---	0.40	---	0.45	Vdc	---	0.45	---	0.45	---	0.50	Vdc	
	VOL(6)	---	0.40	---	0.40	---	0.45	Vdc	---	0.45	---	0.45	---	0.50	Vdc	
	VOL(8)	---	0.40	---	0.40	---	0.45	Vdc	---	0.45	---	0.45	---	0.50	Vdc	
	VOL(9)	---	0.40	---	0.40	---	0.45	Vdc	---	0.45	---	0.45	---	0.50	Vdc	
	VOH(5)	2.50	---	2.60	---	2.50	---	Vdc	2.60	---	2.60	---	2.50	---	Vdc	
	VOH(6)	2.50	---	2.60	---	2.50	---	Vdc	2.60	---	2.60	---	2.50	---	Vdc	
	VOH(8)	2.50	---	2.60	---	2.50	---	Vdc	2.60	---	2.60	---	2.50	---	Vdc	
	VOH(9)	2.50	---	2.60	---	2.40	---	Vdc	2.60	---	2.60	---	2.50	---	Vdc	
	Short-Circuit Current	MC953/MC853	ISC(5)	-1.45	-2.45	-1.30	-2.25	-1.15	-2.00	mAdc	-1.25	-2.50	-1.15	-2.30	-1.05	-2.15
ISC(6)			-1.45	-2.45	-1.30	-2.25	-1.15	-2.00	mAdc	-1.25	-2.50	-1.15	-2.30	-1.05	-2.15	mAdc
ISC(8)			-1.45	-2.45	-1.30	-2.25	-1.15	-2.00	mAdc	-1.25	-2.50	-1.15	-2.30	-1.05	-2.15	mAdc
ISC(9)			-1.45	-2.45	-1.30	-2.25	-1.15	-2.00	mAdc	-1.25	-2.50	-1.15	-2.30	-1.05	-2.15	mAdc
MC956/MC856		ISC(5)	-3.00	-5.10	-2.70	-4.60	-2.40	-4.10	mAdc	-2.60	-5.20	-2.35	-4.75	-2.20	-4.40	mAdc
		ISC(6)	-3.00	-5.10	-2.70	-4.60	-2.40	-4.10	mAdc	-2.60	-5.20	-2.35	-4.75	-2.20	-4.40	mAdc
		ISC(8)	-3.00	-5.10	-2.70	-4.60	-2.40	-4.10	mAdc	-2.60	-5.20	-2.35	-4.75	-2.20	-4.40	mAdc
		ISC(9)	-3.00	-5.10	-2.70	-4.60	-2.40	-4.10	mAdc	-2.60	-5.20	-2.35	-4.75	-2.20	-4.40	mAdc
		ISC(9)	-3.00	-5.10	-2.70	-4.60	-2.40	-4.10	mAdc	-2.60	-5.20	-2.35	-4.75	-2.20	-4.40	mAdc
Reverse Current	All Types	IR(2)	---	2.0	---	2.0	---	5.0	µAdc	---	5.0	---	5.0	---	10	µAdc
		IR(3)	---	2.0	---	2.0	---	5.0	µAdc	---	5.0	---	5.0	---	10	µAdc
		IR(4)	---	2.0	---	2.0	---	5.0	µAdc	---	5.0	---	5.0	---	10	µAdc
		IR(10)	---	2.0	---	2.0	---	5.0	µAdc	---	5.0	---	5.0	---	10	µAdc
		IR(11)	---	2.0	---	2.0	---	5.0	µAdc	---	5.0	---	5.0	---	10	µAdc
		IR(12)	---	2.0	---	2.0	---	5.0	µAdc	---	5.0	---	5.0	---	10	µAdc
	MC953/MC853 MC956/MC856	IRCP(1)	---	10	---	10	---	20	µAdc	---	20	---	20	---	30	µAdc
		IRCP(13)	---	10	---	10	---	20	µAdc	---	20	---	20	---	30	µAdc
		IRCP(13)	---	10	---	10	---	20	µAdc	---	20	---	20	---	30	µAdc
		IRCP(13)	---	10	---	10	---	20	µAdc	---	20	---	20	---	30	µAdc
		IRCP(13)	---	10	---	10	---	20	µAdc	---	20	---	20	---	30	µAdc
		IRCP(13)	---	10	---	10	---	20	µAdc	---	20	---	20	---	30	µAdc
Forward Current	2/3IF(2)	---	-1.07	---	-1.07	---	-1.00	mAdc	---	-0.95	---	-0.95	---	-0.90	mAdc	
	2/3IF(3)	---	-1.07	---	-1.07	---	-1.00	mAdc	---	-0.95	---	-0.95	---	-0.90	mAdc	
	2/3IF(11)	---	-1.07	---	-1.07	---	-1.00	mAdc	---	-0.95	---	-0.95	---	-0.90	mAdc	
	2/3IF(12)	---	-1.07	---	-1.07	---	-1.00	mAdc	---	-0.95	---	-0.95	---	-0.90	mAdc	
	IFCP(1)	---	-3.20	---	-3.20	---	-3.00	mAdc	---	-2.80	---	-2.80	---	-2.67	mAdc	
	IFCP(13)	---	-3.20	---	-3.20	---	-3.00	mAdc	---	-2.80	---	-2.80	---	-2.67	mAdc	
	IFS(4)	---	-3.20	---	-3.20	---	-3.00	mAdc	---	-2.80	---	-2.80	---	-2.67	mAdc	
	IFS(10)	---	-3.20	---	-3.20	---	-3.00	mAdc	---	-2.80	---	-2.80	---	-2.67	mAdc	
Power Drain Current	MC953/MC853	IMAX(14)	---	---	---	32	---	mAdc	---	---	---	36	---	---	mAdc	
	MC956/MC856	IMAX(14)	---	---	---	38	---	mAdc	---	---	---	45	---	---	mAdc	
	MC953/MC853	IPDH(14)	---	---	---	22	---	mAdc	---	---	---	28	---	---	mAdc	
	MC956/MC856	IPDH(14)	---	---	---	27	---	mAdc	---	---	---	34	---	---	mAdc	
Switching Time	MC953/MC853	tpd+	---	---	25	100	---	ns	---	---	25	100	---	---	ns	
	MC956/MC856	tpd+	---	---	25	75	---	ns	---	---	25	75	---	---	ns	
	All Types	tpd-	---	---	15	55	---	ns	---	---	15	55	---	---	ns	
	MC953/MC853	tpd+	---	---	25	100	---	ns	---	---	25	100	---	---	ns	
	MC956/MC856	tpd+	---	---	25	75	---	ns	---	---	25	75	---	---	ns	
	All Types	tpd-	---	---	15	55	---	ns	---	---	15	55	---	---	ns	

Pins not listed are left open

* Applied after Clock Pulse

TC_P - Clock Pulse a

TC_C - Clock Pulse c

Momentary Ground

} See Clock Pulse Waveforms

MC952/852, MC953/853, MC955/855, MC956/856 (continued)

		TEST CONDITIONS										
		mA		VOLTS								
		Ⓢ	Ⓢ	Ⓢ	Ⓢ	Ⓢ	Ⓢ	Ⓢ	Ⓢ	Ⓢ	Ⓢ	
MC953/MC956	-55°C	Ⓢ	0.12	1.40	2.10	0	4.00	---	4.50	5.50	---	---
	+25°C	Ⓢ	0.12	1.10	2.00	0	4.00	5.00	4.50	5.50	5.00	8.00
	+125°C	Ⓢ	0.12	0.80	2.00	0	4.00	---	4.50	5.50	---	---
MC853/MC856	0°C	Ⓢ	0.12	1.20	2.00	0.45	4.00	---	5.00	5.00	---	---
	+25°C	Ⓢ	0.12	1.10	1.90	0.45	4.00	5.00	5.00	5.00	5.00	8.00
	+75°C	Ⓢ	0.12	0.95	1.80	0.50	4.00	---	5.00	5.00	---	---

CHARACTERISTIC	SYMBOL PIN NO IN ()	I _{OL} PIN	I _{OH} PIN	V _{IL} PIN	V _{IH} PIN	V _F PIN	V _R PIN	V _{CC} PIN	V _{CCL} PIN	V _{CCH} PIN	V _{PO} PIN	V _{MAX} PIN	CP _a Pin	CP _c Pin	Grounded Pin	
Output Voltage	V _{OL} (5)	5	4						14						7	
	V _{OL} (6)	6*	3						14					1	4 ^{II} ,7	
	V _{OL} (8)	8*	11						14					13	7,10 ^{II}	
	V _{OL} (9)	9	10						14						7	
	V _{OH} (5)		5*	3	2				14				1		4 ^{II} ,7	
	V _{OH} (6)		6	3,4					14				1		7	
	V _{OH} (8)		8	10,11					14				13		7	
	V _{OH} (9)		9*	11	12				14				13		7, 10 ^{II}	
	Short-Circuit Current	MC953/MC853	ISC(5)								14				1	5,7
ISC(6)										14				1	6,7	
ISC(8)										14				13	7,8	
ISC(9)										14				13	7,9	
MC956/MC856		ISC(5)								14				1	5,7	
		ISC(6)								14				1	6,7	
		ISC(8)								14				13	7,8	
		ISC(9)								14				13	7,9	
		ISC(9)								14				13	7,9	
Reverse Current	All Types	I _R (2)					2			14					1,7	
		I _R (3)					3			14					1,7	
		I _R (4)					4			14					2,6,7	
		I _R (10)					10			14					7,8,12	
		I _R (11)					11			14					7,13	
		I _R (12)					12			14					7,13	
		I _{RCP} (1)					1,14								2,3,5,6,7	
	MC953/MC853	I _{RCP} (13)				13,14									7,8,9,11,12	
	MC956/MC856	I _{RCP} (13)				13				14					7,8,9,11,12	
Forward Current	2/3I _F (2)					2				14				1	7	
	2/3I _F (3)					3				14				1	7	
	2/3I _F (11)					11				14				13	7	
	2/3I _F (12)					12				14				13	7	
	I _{FCP} (1)		4			1				14					7	
	I _{FCP} (13)		10			13				14					7	
	I _{FS} (4)					4				14					3,7	
I _{FS} (10)					10				14					7,11		
Power Drain Current	MC953/MC853	I _{MAX} (14)										14			1,2,3,4,7,10,11,12,13	
	MC956/MC856	I _{MAX} (14)										14			1,2,3,4,7,10,11,12,13	
	MC953/MC853	I _{PDH} (14)									14				7	
	MC956/MC856	I _{PDH} (14)									14				7	
Switching Time	MC953/MC853	t _{pd+}	Pulse In	Pulse Out					14						7	
		t _{pd+}	1	6					14						7	
	MC956/MC856	t _{pd+}	1	6						14						7
		t _{pd-}	1	6						14						7
	All Types	t _{pd+}	13	8						14						7
		t _{pd+}	13	8						14						7
	All Types	t _{pd-}	13	8						14						7

Ⓢ I_{OL} Values (mA):


	MC953	MC956
-55°C	14.6	13.0
+25°C	15.2	13.6
+125°C	13.8	12.3

	MC853	MC856
0°C	16.8	15.4
+25°C	16.8	15.4
+75°C	16.0	14.6


MC961F
MC861F, P



TO-86
CASE 83
SUFFIX F



UNIBLOC
PLASTIC PACKAGE
CASE 93
SUFFIX P




MDTL EXPANDABLE DUAL 4-INPUT
"NAND/NOR" GATES
(Additions to MC930/MC830 Series)

t_{pd} = 25 ns typ
 P_D = 33 mW typ
Input Loading Factor = 1
Fan-Out = 7

Positive Logic:
6 = 1·2·4·5 (3)
8 = 9·10·12·13 (11)

FIGURE 1 — CIRCUIT SCHEMATIC



ELECTRICAL CHARACTERISTICS


Test procedures are shown for one gate only. The other gate is tested in the same manner.

Characteristic	Symbol Pin No in ()	MC961 Test Limits						Unit	MC861 Test Limits					
		-55°C		+25°C		+125°C			0°C		+25°C		+75°C	
		Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max
Output Voltage	$V_{OH}(6)$	—	0.40	—	0.40	—	0.45	Vdc	—	0.45	—	0.45	—	0.50
	$V_{OL}(6)$	2.50	—	2.60	—	2.50	—	Vdc	2.60	—	2.60	—	2.50	
	$V_{OH}(6)$	2.50	—	2.60	—	2.50	—	Vdc	2.60	—	2.60	—	2.50	
	$V_{OL}(6)$	2.50	—	2.60	—	2.50	—	Vdc	2.60	—	2.60	—	2.50	
	$V_{OH}(6)$	2.50	—	2.60	—	2.50	—	Vdc	2.60	—	2.60	—	2.50	
	$V_{OL}(6)$	2.50	—	2.60	—	2.50	—	Vdc	2.60	—	2.60	—	2.50	
Short-Circuit Current	$I_{SC}(6)$	—	-4.0	—	-4.0	—	-3.9	mAdc	—	-3.9	—	-3.9	—	-3.75
Reverse Current	$I_R(1)$	—	2.0	—	2.0	—	5.0	μ Adc	—	5.0	—	5.0	—	10
	$I_R(2)$	—	2.0	—	2.0	—	5.0	μ Adc	—	5.0	—	5.0	—	10
	$I_R(4)$	—	2.0	—	2.0	—	5.0	μ Adc	—	5.0	—	5.0	—	10
	$I_R(5)$	—	2.0	—	2.0	—	5.0	μ Adc	—	5.0	—	5.0	—	10
	$I_R(6)$	—	2.0	—	2.0	—	5.0	μ Adc	—	5.0	—	5.0	—	10
Output Leakage Current	$I_{OL}(6)$	—	—	—	50	—	—	μ Adc	—	—	—	100	—	—
Forward Current	$I_F(1)$	—	-1.60	—	-1.60	—	-1.50	mAdc	—	-1.40	—	-1.40	—	-1.33
	$I_F(2)$	—	-1.60	—	-1.60	—	-1.50	mAdc	—	-1.40	—	-1.40	—	-1.33
	$I_F(4)$	—	-1.60	—	-1.60	—	-1.50	mAdc	—	-1.40	—	-1.40	—	-1.33
	$I_F(5)$	—	-1.60	—	-1.60	—	-1.50	mAdc	—	-1.40	—	-1.40	—	-1.33
Power Drain Current	$I_{PD}(14)$	—	—	—	10.7	—	—	mAdc	—	—	—	13.1	—	—
	$I_{max}(14)$	—	—	—	5.50	—	—	mAdc	—	—	—	8.0	—	—
Switching Time (Pin 6 connected to Pin 9)	t_{pd+}	—	—	15	60	—	—	ns	—	—	15	60	—	—
	t_{pd-}	—	—	10	30	—	—	ns	—	—	10	30	—	—

Pins not listed are left open

MC961F/MC861F, P (continued)

FIGURE 2 — SWITCHING TIME TEST CIRCUIT AND WAVEFORMS





@ Test Temperature	Test Conditions														
	mA		Volts												
MC961	-55°C	10.4	-0.12	1.40	2.10	—	0	4.00	—	—	—	4.50	5.50	—	—
	+25°C	11.0	-0.12	1.10	2.00	1.80	0	4.00	4.50	5.00	4.50	5.50	5.00	8.00	—
	+125°C	9.8	-0.12	0.00	2.00	—	0	4.00	—	—	—	4.50	5.50	—	—
MC061	0°C	11.0	-0.12	1.20	2.00	—	0.45	4.00	—	—	—	5.00	5.00	—	—
	+25°C	11.0	-0.12	1.10	1.90	1.80	0.45	4.00	5.00	5.00	5.00	5.00	5.00	8.00	—
	+75°C	10.4	-0.12	0.95	1.80	—	0.50	4.00	—	—	—	5.00	5.00	—	—

Characteristic	Symbol Pin No in ()	I_{OL}	I_{OH}	V_{IL}	V_{IH}	V_x	V_F	V_R	V_{CEX}	V_{CC}	V_{CCL}	V_{CCH}	V_{PD}	V_{max}	Grounded Pin No
		Pin No	Pin No	Pin No	Pin No	Pin No	Pin No	Pin No	Pin No	Pin No	Pin No	Pin No	Pin No		
Output Voltage	$V_{OL}(6)$	6	—	—	1, 2, 4, 5	—	—	—	—	—	14	—	—	—	7
	$V_{OH}(6)$	—	6	1	—	—	—	—	—	—	14	—	—	—	7
	$V_{OH}(6)$	—	6	2	—	—	—	—	—	—	14	—	—	—	7
	$V_{OH}(6)$	—	6	4	—	—	—	—	—	—	14	—	—	—	7
	$V_{OH}(6)$	—	6	5	—	—	—	—	—	—	14	—	—	—	7
Short-Circuit Current	$I_{SC}(6)$	—	—	—	—	—	—	—	—	—	14	—	—	—	1, 6, 7
Reverse Current	$I_R(1)$	—	—	—	—	—	—	1	—	—	14	—	—	—	2, 4, 5, 7
	$I_R(2)$	—	—	—	—	—	—	2	—	—	14	—	—	—	1, 4, 5, 7
	$I_R(4)$	—	—	—	—	—	—	4	—	—	14	—	—	—	1, 2, 5, 7
	$I_R(5)$	—	—	—	—	—	—	5	—	—	14	—	—	—	1, 2, 4, 7
Output Leakage Current	$I_{CEX}(6)$	—	—	—	—	—	—	—	6, 14	—	—	—	—	—	1, 7
Forward Current	$I_F(1)$	—	—	—	—	—	1	2, 4, 5	—	—	14	—	—	—	7
	$I_F(2)$	—	—	—	—	—	2	1, 4, 5	—	—	14	—	—	—	7
	$I_F(4)$	—	—	—	—	—	4	1, 2, 5	—	—	14	—	—	—	7
	$I_F(5)$	—	—	—	—	—	5	1, 2, 4	—	—	14	—	—	—	7
	$I_F(5)$	—	—	—	—	—	—	—	1, 2, 4	—	—	14	—	—	7
Power Drain Current	$I_{OH}(14)$	—	—	—	—	—	—	—	—	—	—	—	14	—	7
	$I_{max}(14)$	—	—	—	—	—	—	—	—	—	—	—	14	14	1, 7, 9
Switching Time (Pin 6 connected to Pin 9)	t_{pd+} t_{pd-}	Pulse In	Pulse Out	—	—	—	—	—	—	—	14	—	—	—	7
		9	8	—	—	—	—	—	—	14	14	—	—	—	7

Pins not listed are left open

MC961G
MC861G

CASE 96A
TO-100




MDTL EXPANDABLE DUAL 2-3 INPUT
"NAND/NOR" GATES
(Additions to MC930/MC830 Series)

$t_{pd} = 25 \text{ ns typ}$
 $P_D = 33 \text{ mW typ}$
Input Loading Factor - 1
Fan-Out - 7

Positive Logic:
 $4 = \overline{1 \cdot 2 \cdot 3}$
 $6 = \overline{8 \cdot 9 \cdot (7)}$

FIGURE 1 — CIRCUIT SCHEMATIC



ELECTRICAL CHARACTERISTICS


Test procedures are shown for one gate only. The other gate is tested in the same manner.

Characteristic	Symbol Pin No in ()	MC961 Test Limits						Unit	MC861 Test Limits					
		-55°C		+25°C		+125°C			0°C		+25°C		+75°C	
		Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max
Output Voltage	$V_{OL}(6)$	—	0.40	—	0.40	—	0.45	Vdc	—	0.45	—	0.45	—	0.50
	$V_{OH}(6)$	2.50	—	2.60	—	2.50	—	Vdc	2.60	—	2.60	—	2.50	
	$V_{OH}(6)$	2.50	—	2.60	—	2.50	—	Vdc	2.60	—	2.60	—	2.50	
	$V_{OH}(6)$	—	—	2.60	—	—	—	Vdc	—	—	2.60	—	—	
Short-Circuit Current	$I_{SC}(6)$	—	-4.0	—	-4.0	—	-3.9	mAdc	—	-3.9	—	-3.9	—	-3.75
Reverse Current	$I_R(8)$	—	2.0	—	2.0	—	5.0	μ Adc	—	5.0	—	5.0	—	10
	$I_R(9)$	—	2.0	—	2.0	—	5.0	μ Adc	—	5.0	—	5.0	—	10
Output Leakage Current	$I_{CEX}(6)$	—	—	—	50	—	—	μ Adc	—	—	—	100	—	—
Forward Current	$I_F(8)$	—	-1.60	—	-1.60	—	-1.50	mAdc	—	-1.40	—	-1.40	—	-1.33
	$I_F(9)$	—	-1.60	—	-1.60	—	-1.50	mAdc	—	-1.40	—	-1.40	—	-1.33
Power Drain Current	$I_{POH}(10)$	—	—	—	10.7	—	—	mAdc	—	—	—	13.1	—	—
	$I_{POH}(10)$	—	—	—	5.5	—	—	mAdc	—	—	—	8.0	—	—
Switching Time (Pin 4 connected to Pin 8)	t_{pd+}	—	—	15	60	—	—	ns	—	—	15	60	—	—
	t_{pd-}	—	—	10	30	—	—	ns	—	—	10	30	—	—

Pins not listed are left open

MC961G/MC861G (continued)

FIGURE 2 — SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



@ Test Temperature

MC961

+25°C

+125°C

MC861

+25°C

+75°C

		Test Conditions												
		mA						Volts						
	-55°C	10.4	-0.12	1.40	2.10	—	0	4.00	—	—	4.50	5.50	—	—
	+25°C	11.0	-0.12	1.18	2.08	1.88	0	4.00	4.50	5.00	4.50	5.50	5.08	8.00
	+125°C	9.8	-0.12	0.80	2.08	—	0	4.00	—	—	4.50	5.58	—	—
	8°C	11.0	-8.12	1.28	2.00	—	0.45	—	5.00	—	5.80	5.88	—	—
	+25°C	11.0	-8.12	1.18	1.98	1.80	8.45	5.00	5.00	5.80	5.08	5.88	5.88	8.88
	+75°C	10.4	-0.12	8.95	1.88	—	8.58	—	5.80	—	5.00	5.88	—	—

Characteristic	Symbol Pin No in ()	Test Conditions														Grounded Pin No
		I_{OL} Pin No	I_{OH} Pin No	V_{IL} Pin No	V_{IH} Pin No	V_X Pin No	V_F Pin No	V_R Pin No	V_{CEX} Pin No	V_{CC} Pin No	V_{CCL} Pin No	V_{CCH} Pin No	V_{PD} Pin No	V_{max} Pin No		
Output Voltage	$V_{OL}(6)$	6	—	—	8,9	—	—	—	—	—	10	—	—	—	5	
	$V_{OH}(6)$	—	6	8	—	—	—	—	—	—	10	—	—	—	5	
	$V_{OH}(6)$	—	6	9	—	—	—	—	—	—	10	—	—	—	5	
	$V_{OH}(6)$	—	6	—	—	7	—	—	—	—	10	—	—	—	5	
Short-Circuit Current	$I_{SC}(6)$	—	—	—	—	—	—	—	—	—	10	—	—	—	5,6,8	
Reverse Current	$I_R(8)$	—	—	—	—	—	—	8	—	—	10	—	—	—	5,9	
	$I_R(9)$	—	—	—	—	—	—	9	—	—	10	—	—	—	5,8	
Output Leakage Current	$I_{CSK}(6)$	—	—	—	—	—	—	—	6,10	—	—	—	—	—	5,8	
Forward Current	$I_F(8)$	—	—	—	—	—	8	9	—	—	10	—	—	—	5	
	$I_F(9)$	—	—	—	—	—	9	8	—	—	10	—	—	—	5	
Power Drain Current	$I_{POH}(10)$	—	—	—	—	—	—	—	—	—	—	10	—	—	5	
	$I_{PMAX}(10)$	—	—	—	—	—	—	—	—	—	—	—	10	—	1,5,8	
Switching Time (Pin 4 connected to Pin 8)	t_{pd+} t_{pd-}	Pulse In	Pulse Out	—	—	—	—	—	—	—	—	—	—	—	—	
		8	6	—	—	—	—	—	—	10	—	—	—	—	5	
		8	6	—	—	—	—	—	—	—	10	—	—	—	—	5

Pins not listed are left open

MC962G


MC862G

MDTL DUAL 2-INPUT "NAND/NOR" GATE PLUS INVERTER

(Additions to MC930/MC830 Series)




CASE 96A
TO-100



$t_{pd} = 30$ ns typ
 $P_D = 30$ mW typ
 Input Loading Factor = 1
 Fan-Out = 8

Positive Logic:
 4 - 2, 3
 6 - 7, 8
 9 - 1

FIGURE 1 — CIRCUIT SCHEMATIC



ELECTRICAL CHARACTERISTICS



Test procedures are shown for inverter and one gate only. The other gate is tested in the same manner.

CHARACTERISTIC	SYMBOL PIN IN ()	MC962G TEST LIMITS						UNIT	MC862G TEST LIMITS						UNIT
		-55°C		+25°C		+125°C			0°C		+25°C		+75°C		
		MIN	MAX	MIN	MAX	MIN	MAX		MIN	MAX	MIN	MAX	MIN	MAX	
Output Voltage	$V_{OL}(4)$...	0.40	...	0.40	...	0.45	Vdc	...	0.45	...	0.45	...	0.50	Vdc
	$V_{OL}(9)$...	0.40	...	0.40	...	0.45	Vdc	...	0.45	...	0.45	...	0.50	Vdc
	$V_{OH}(4)$	2.50	...	2.60	...	2.50	...	Vdc	2.60	...	2.60	...	2.50	...	Vdc
	$V_{OH}(4)$	2.50	...	2.60	...	2.50	...	Vdc	2.60	...	2.60	...	2.50	...	Vdc
	$V_{OH}(9)$	2.50	...	2.60	...	2.50	...	Vdc	2.60	...	2.60	...	2.50	...	Vdc
Short-Circuit Current	$I_{SC}(4)$...	-1.34	...	-1.34	...	-1.30	mAdc	...	-1.30	...	-1.30	...	-1.25	mAdc
	$I_{SC}(9)$...	-1.34	...	-1.34	...	-1.30	mAdc	...	-1.30	...	-1.30	...	-1.25	mAdc
Reverse Current	$I_R(1)$...	2.0	...	2.0	...	5.0	μ Adc	...	5.0	...	5.0	...	10	μ Adc
	$I_R(2)$...	2.0	...	2.0	...	5.0	μ Adc	...	5.0	...	5.0	...	10	μ Adc
	$I_R(3)$...	2.0	...	2.0	...	5.0	μ Adc	...	5.0	...	5.0	...	10	μ Adc
Output Leakage Current	$I_{CEX}(4)$	50	μ Adc	100	μ Adc
	$I_{CEX}(9)$	50	μ Adc	100	μ Adc
Forward Current	$I_F(1)$...	-1.60	...	-1.60	...	-1.50	mAdc	...	-1.40	...	-1.40	...	-1.33	mAdc
	$I_F(2)$...	-1.60	...	-1.60	...	-1.50	mAdc	...	-1.40	...	-1.40	...	-1.33	mAdc
	$I_F(3)$...	-1.60	...	-1.60	...	-1.50	mAdc	...	-1.40	...	-1.40	...	-1.33	mAdc
Power Drain Current	$I_{PDH}(10)$	9.75	mAdc	12	mAdc
	$I_{MAX}(10)$	8.25	mAdc	12	mAdc
Switching Time (Fig.2) (Pin 4 connected to Pin 7)	t_{pd+}	25	80	ns	25	80	ns
	t_{pd-}	10	30	ns	10	30	ns

Pins not listed are left open.

MC962G/MC862G (continued)

FIGURE 2 — SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



TEST	R	C
t_{pd+}	3.9 kohms	30 pF
t_{pd-}	400 ohms	50 pF

Only connected pins are shown.
All others are open

@ Test Temperature


MC962G
-55°C
+25°C
+125°C

MC862G
0°C
+25°C
+75°C


		TEST CONDITIONS										
		mA					VOLTS					
		11.4	-0.12	1.40	2.10	0	4.00	---	4.50	5.50	---	---
		12.0	-0.12	1.10	2.00	0	4.00	4.50	5.00	4.50	5.50	8.00
		10.8	-0.12	0.80	2.00	0	4.00	---	---	4.50	5.50	---
		12.0	-0.12	1.20	2.00	0.45	4.00	---	---	5.00	5.00	---
		12.0	-0.12	1.10	1.90	0.45	4.00	5.00	5.00	5.00	5.00	8.00
		11.4	-0.12	0.95	1.80	0.50	4.00	---	---	5.00	5.00	---

CHARACTERISTIC	SYMBOL PIN IN ()	I _{OL} PIN	I _{OH} PIN	V _{IL} PIN	V _{IH} PIN	V _F PIN	V _R PIN	V _{CEX} PIN	V _{CC} PIN	V _{CCL} PIN	V _{CCH} PIN	V _{PD} PIN	V _{MAX} PIN	GRUNDED PIN
Output Voltage	V _{OL} (4)	4			2,3					10				5
	V _{OL} (9)	9			1					10				5
	V _{OH} (4)		4	2						10				5
	V _{OH} (4)		4	3						10				5
	V _{OH} (9)		9	1						10				5
Short-Circuit Current	I _{SC} (4)										10			2,4,5
	I _{SC} (9)										10			1,5,9
Reverse Current	I _R (1)						1				10			5
	I _R (2)						2				10			3,5
	I _R (3)						3				10			2,5
Output Leakage Current	I _{CEx} (4)							4,10						2,5
	I _{CEx} (9)							9,10						1,5
Forward Current	I _F (1)					1				10				5
	I _F (2)					2	3			10				5
	I _F (3)					3	2			10				5
Power Drain Current	I _{PDH} (10)										10			5
	I _{MAX} (10)											10		1,2,5,7
Switching Time (Fig.2) (Pin 4 connected to Pin 7)	t _{pd+}	Pulse In	Pulse Out						10					5
	t _{pd-}	2	7						10					5


MC963F
MC863F, P



TO-86
CASE 83
SUFFIX F



UNIBLOCK
PLASTIC PACKAGE
CASE 93
SUFFIX P



MDTL TRIPLE 3-INPUT "NAND/NOR" GATES
(Additions to MC930/MC830 Series)

$t_{pd} = 25$ ns typ

$P_D = 50$ mW typ

Input Loading Factor = 1

Fan-Out = 7


Positive Logic:

$6 = 3 \cdot 4 \cdot 5$

$8 = 9 \cdot 10 \cdot 11$

$12 = 13 \cdot 1 \cdot 2$

FIGURE 1 — CIRCUIT SCHEMATIC



ELECTRICAL CHARACTERISTICS


Test procedures are shown for one gate only. Other gates are tested in the same manner.

Characteristic	Symbol Pin No in ()	MC963 Test Limits						Unit	MC863 Test Limits					
		-55°C		+25°C		+125°C			0°C		+25°C		+75°C	
		Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max
Output Voltage	$V_{OH}(6)$	—	0.40	—	0.40	—	0.45	Vdc	—	0.45	—	0.45	—	0.50
	$V_{OH}(6)$	2.50	—	2.60	—	2.50	—	Vdc	2.60	—	2.60	—	2.50	—
	$V_{OH}(6)$	2.50	—	2.60	—	2.50	—	Vdc	2.60	—	2.60	—	2.50	—
	$V_{OH}(6)$	2.50	—	2.60	—	2.50	—	Vdc	2.60	—	2.60	—	2.50	—
Short-Circuit Current	$I_{SC}(6)$	—	-4.0	—	-4.0	—	-3.9	mAdc	—	-3.9	—	-3.9	—	-3.75
Reverse Current	$I_R(3)$	—	2.0	—	2.0	—	5.0	μ Adc	—	5.0	—	5.0	—	10
	$I_R(4)$	—	2.0	—	2.0	—	5.0	μ Adc	—	5.0	—	5.0	—	10
	$I_R(5)$	—	2.0	—	2.0	—	5.0	μ Adc	—	5.0	—	5.0	—	10
Output Leakage Current	$I_{CEX}(6)$	—	—	—	50	—	—	μ Adc	—	—	—	100	—	—
Forward Current	$I_F(3)$	—	-1.60	—	-1.60	—	-1.50	mAdc	—	-1.40	—	-1.40	—	-1.33
	$I_F(4)$	—	-1.60	—	-1.60	—	-1.50	mAdc	—	-1.40	—	-1.40	—	-1.33
	$I_F(5)$	—	-1.60	—	-1.60	—	-1.50	mAdc	—	-1.40	—	-1.40	—	-1.33
Power Drain Current	$I_{PDW}(14)$	—	—	—	16.0	—	—	mAdc	—	—	—	19.6	—	—
	$I_{DMR}(14)$	—	—	—	8.25	—	—	mAdc	—	—	—	12.0	—	—
Switching Time (Pin 6 connected to Pin 9)	—	—	—	15	60	—	—	ns	—	—	15	60	—	—
	—	—	—	10	30	—	—	ns	—	—	10	30	—	—

Pins not listed are left open

MC963F/MC863F, P (continued)

FIGURE 2 — SWITCHING TIME TEST CIRCUIT AND WAVEFORMS




@ Test Temperature	Test Conditions												
	mA			Volts									
	Pin No	Pin No	Pin No	Pin No	Pin No	Pin No	Pin No	Pin No	Pin No	Pin No	Pin No	Pin No	
MC963	-55°C	10.4	-8.12	1.40	2.18	0	4.08	—	—	4.50	5.58	—	—
	+25°C	11.0	-8.12	1.18	2.80	0	4.80	4.50	5.00	4.50	5.58	5.00	8.00
MC863	+125°C	9.8	-0.12	0.80	2.08	8	4.80	—	—	4.58	5.50	—	—
	0°C	11.0	-0.12	1.28	2.90	0.45	—	5.00	—	5.00	5.00	—	—
	+25°C	11.0	-0.12	1.18	1.90	0.45	5.00	5.88	5.00	5.80	5.08	5.00	8.80
	+75°C	10.4	-8.12	0.95	1.80	0.50	—	5.00	—	5.00	5.00	—	—

Characteristic	Symbol Pin No in ()	I_{OL}	I_{OH}	V_{IL}	V_{IH}	V_F	V_R	V_{CEX}	V_{CC}	V_{ECL}	V_{CCH}	V_{PD}	V_{max}	Grounded Pin No
		Pin No	Pin No	Pin No	Pin No	Pin No	Pin No	Pin No	Pin No	Pin No	Pin No	Pin No		
Output Voltage	V_{OL} (6)	6	—	—	3, 4, 5	—	—	—	—	14	—	—	—	7
	V_{OH} (6)	—	6	3	—	—	—	—	—	14	—	—	—	7
	V_{OH} (6)	—	6	4	—	—	—	—	—	14	—	—	—	7
	V_{OH} (6)	—	6	5	—	—	—	—	—	14	—	—	—	7
Short-Circuit Current	I_{SC} (6)	—	—	—	—	—	—	—	—	—	14	—	—	3, 6, 7
Reverse Current	I_r (3)	—	—	—	—	—	3	—	—	14	—	—	—	4, 5, 7
	I_r (4)	—	—	—	—	—	4	—	—	14	—	—	—	3, 5, 7
	I_r (5)	—	—	—	—	—	5	—	—	14	—	—	—	3, 4, 7
Output Leakage Current	I_{CLX} (6)	—	—	—	—	—	—	6, 14	—	—	—	—	—	3, 7
Forward Current	I_f (3)	—	—	—	—	3	4, 5	—	—	14	—	—	—	7
	I_f (4)	—	—	—	—	4	3, 5	—	—	14	—	—	—	7
	I_f (5)	—	—	—	—	5	3, 4	—	—	14	—	—	—	7
Power Drain Current	I_{PDH} (14) I_{max} (14)	—	—	—	—	—	—	—	—	—	14	—	14	7 3, 7, 9, 13
Switching Time (Pin 6 connected to Pin 9)	—	Pulse In	Pulse Out	—	—	—	—	—	—	14	—	—	—	7
	—	9	8	—	—	—	—	—	—	—	—	—	—	7
	—	9	8	—	—	—	—	—	—	14	—	—	—	7


Pins not listed are left open

MC963G
MC863G




CASE 96A
SUFFIX G

**MDTL DUAL 2-INPUT "NAND/NOR"
GATE PLUS INVERTER**
(Additions to MC930/MC830 Series)



$t_{pd} = 25$ ns typ Positive Logic:
 $P_D = 45$ mW typ $4 = 2 \cdot 3$
Input Loading Factor = 1 $6 = 7 \cdot 8$
Fan-Out = 7 $9 = \bar{1}$

FIGURE 1 — CIRCUIT SCHEMATIC



ELECTRICAL CHARACTERISTICS



Test procedures are shown for the inverter and one gate only.
The other gate is tested in the same manner.

CHARACTERISTIC	SYMBOL PIN IN ()	MC863G TEST LIMITS						UNIT	MC963G TEST LIMITS						UNIT
		-55°C		+25°C		+125°C			0°C		+75°C		+75°C		
		MIN	MAX	MIN	MAX	MIN	MAX		MIN	MAX	MIN	MAX	MIN	MAX	
Output Voltage	$V_{OL}(4)$	---	0.40	---	0.40	---	0.45	Vdc	---	0.45	---	0.45	---	0.50	Vdc
	$V_{OL}(9)$	---	0.40	---	0.40	---	0.45	Vdc	---	0.45	---	0.45	---	0.50	Vdc
	$V_{OH}(4)$	2.50	---	2.60	---	2.50	---	Vdc	2.60	---	2.60	---	2.50	---	Vdc
	$V_{OH}(4)$	2.50	---	2.60	---	2.50	---	Vdc	2.60	---	2.60	---	2.50	---	Vdc
	$V_{OH}(9)$	2.50	---	2.60	---	2.50	---	Vdc	2.60	---	2.60	---	2.50	---	Vdc
Short-Circuit Current	$I_{SC}(4)$	---	-4.0	---	-4.0	---	-3.9	mAdc	---	-3.9	---	-3.9	---	-3.75	mAdc
	$I_{SC}(9)$	---	-4.0	---	-4.0	---	-3.9	mAdc	---	-3.9	---	-3.9	---	-3.75	mAdc
Reverse Current	$I_R(1)$	---	2.0	---	2.0	---	5.0	μ Adc	---	5.0	---	5.0	---	10	μ Adc
	$I_R(2)$	---	2.0	---	2.0	---	5.0	μ Adc	---	5.0	---	5.0	---	10	μ Adc
	$I_R(3)$	---	2.0	---	2.0	---	5.0	μ Adc	---	5.0	---	5.0	---	10	μ Adc
Output Leakage Current	$I_{CEX}(4)$	---	---	---	50	---	---	μ Adc	---	---	---	100	---	---	μ Adc
	$I_{CEX}(9)$	---	---	---	50	---	---	μ Adc	---	---	---	100	---	---	μ Adc
Forward Current	$I_F(1)$	---	-1.60	---	-1.60	---	-1.50	mAdc	---	-1.40	---	-1.40	---	-1.33	mAdc
	$I_F(2)$	---	-1.60	---	-1.60	---	-1.50	mAdc	---	-1.40	---	-1.40	---	-1.33	mAdc
	$I_F(3)$	---	-1.60	---	-1.60	---	-1.50	mAdc	---	-1.40	---	-1.40	---	-1.33	mAdc
Power Drain Current	$I_{POH}(10)$	---	---	---	16.0	---	---	mAdc	---	---	---	19.6	---	---	mAdc
	$I_{MAX}(10)$	---	---	---	8.25	---	---	mAdc	---	---	---	12.0	---	---	mAdc
Switching Time (Fig. 2) (Pin 4 connected to Pin 7)	t_{pd+}	---	---	15	60	---	---	ns	---	---	15	60	---	---	ns
	t_{pd-}	---	---	10	30	---	---	ns	---	---	10	30	---	---	ns

Pins not listed are left open.

MC963G/MC863G (continued)

FIGURE 2 — SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



TEST	R	C
t_{pd+}	3.9 kohms	30 pF
t_{pd-}	400 ohms	50 pF

Only connected pins are shown
All others are open


@ Test Temperature	TEST CONDITIONS												
	mA		VOLTS										
	I_{OL}	I_{OH}	V_{IL}	V_{IH}	V_F	V_R	V_{CEX}	V_{CC}	V_{CCL}	V_{CCH}	V_{PD}		
MC963G	-55°C	10.4	-0.12	1.40	2.10	0	4.00	---	---	4.50	5.50	---	---
	+25°C	11.0	-0.12	1.10	2.00	0	4.00	4.50	5.00	4.50	5.50	5.00	8.00
	+125°C	9.8	-0.12	0.80	2.00	0	4.00	---	---	4.50	5.00	---	---
MC863G	0°C	11.0	-0.12	1.20	2.00	0.45	4.00	---	---	5.00	5.00	---	---
	+25°C	11.0	-0.12	1.10	1.90	0.45	4.00	5.00	5.00	5.00	5.00	5.00	8.00
	+75°C	10.4	-0.12	0.95	1.80	0.50	4.00	---	---	5.00	5.00	---	---

CHARACTERISTIC	SYMBOL PIN IN ()	I_{OL} PIN	I_{OH} PIN	V_{IL} PIN	V_{IH} PIN	V_F PIN	V_R PIN	V_{CEX} PIN	V_{CC} PIN	V_{CCL} PIN	V_{CCH} PIN	V_{PD} PIN	V_{MAX} PIN	GROUND PIN
Output Voltage	$V_{OL(4)}$	4			2,3						10			5
	$V_{OL(9)}$	9			1						10			5
	$V_{OH(4)}$		4	2							10			5
	$V_{OH(4)}$		4	3							10			5
	$V_{OH(9)}$		9	1							10			5
Short-Circuit Current	$I_{SC(4)}$										10			2,4,5
	$I_{SC(9)}$										10			1,5,9
Reverse Current	$I_R(1)$						1				10			5
	$I_R(2)$						2				10			3,5
	$I_R(3)$						3				10			2,5
Output Leakage Current	$I_{CEX(4)}$							4,10						2,5
	$I_{CEX(9)}$							9,10						1,5
Forward Current	$I_F(1)$					1					10			5
	$I_F(2)$					2	3				10			5
	$I_F(3)$					3	2				10			5
Power Drain Current	$I_{POH(10)}$											10		5
	$I_{MAX(10)}$												10	1,2,5,7
Switching Time (Fig. 2) (Pin 4 connected to Pin 7)		Pulse In	Pulse Out											
	t_{pd+}	2	7						10					5
	t_{pd-}	2	7						10					5

Pins not listed are left open.


MC1124P

MOS FREQUENCY DIVIDER



UNIBLOC
PLASTIC PACKAGE
CASE 93


MOS integrated circuit frequency divider, a monolithic circuit consisting of four flip-flops with single rail inputs and Q and \bar{Q} outputs.



Number in parenthesis = loading factor

NOTE: To cascade flip-flop stages, connect \bar{Q} (trigger out) to T_{in} (trigger in) of the next stage.

CIRCUIT SCHEMATIC



MC1124P (continued)

MAXIMUM RATINGS


Rating	Symbol	Value	Unit
Drain Voltage	V_{DD}	-40 to +0.3	Vdc
Trigger Input Voltage	V_{in}	-30 to +0.3	Vdc
Operating Temperature Range	T_A	0 to +75	°C
Storage Temperature Range	T_{stg}	-55 to +125	°C

ELECTRICAL CHARACTERISTICS

Characteristics	Symbol	Pin Under Test	Min	Max	Unit	Test Voltage @ $T_A = 25^\circ\text{C}$			Ground
						$V_{T_{in}}$	V_{DD}	V_S	
						*	$-30 \pm 1 \text{ Vdc}$	$-10 \pm 0.5 \text{ Vdc}$	
						* Applied to pins listed below:			
Drain Supply Drain Current	I_{DD}	11	-	2.5	mAdc	-	11	12	1,4,7,8,13
Source Supply Drain Current	I_{DS}	12	-	17	mAdc	-	1,2,5,9,11	12	4,7,8,13
Source Supply Leakage Current	I_{SS}	12	-	5.0	μAdc	-	-	12	1,2,3,4,5 6,7,8,9,10 11,13,14
"Q" Logical "0" Output Voltage	V_{OH}	3	-9.0	-	Vdc	1	11	12	7
		6	-9.0	-	Vdc	4	11	12	7
		10	-9.0	-	Vdc	8	11	12	7
		14	-9.0	-	Vdc	13	11	12	7
"Q" Logical "1" Output Voltage	V_{OL}	3	-	-2.5	Vdc	1	11	12	7
		6	-	-2.5	Vdc	4	11	12	7
		10	-	-2.5	Vdc	8	11	12	7
		14	-	-2.5	Vdc	13	11	12	7
"Q" Logical "0" Output Voltage	V_{OH}	1	-10	-	Vdc	13	11	12	7
		2	-10	-	Vdc	1	11	12	7
		5	-10	-	Vdc	4	11	12	7
		9	-10	-	Vdc	8	11	12	7
"Q" Logical "1" Output Voltage	V_{OL}	1	-	-2.5	Vdc	13	11	12	7
		2	-	-2.5	Vdc	1	11	12	7
		5	-	-2.5	Vdc	4	11	12	7
		9	-	-2.5	Vdc	8	11	12	7
Toggle Frequency	f_{Tog}		100	-	kHz				See Test Diagram

* $V_{T_{in}}$ — Preset to desired output level by applying -20 Vdc to input then open.

TOGGLE FREQUENCY TEST DIAGRAM AND WAVE FORMS




LINEAR INTEGRATED CIRCUITS

Mc1302P

DUAL PREAMPLIFIER

Monolithic dual preamplifier designed for amplifying low level signals in audio applications.




CASE 93

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Voltage	V^+ V^-	+8 -8	Vdc Vdc
Differential Input Signal	V_{in}	± 2.0	Volts
Output Short Circuit Duration	I_S	continuous	
Power Dissipation (Package Limitation) Derate above $T_A = 25^\circ\text{C}$	P_D	400 3.3	mW mw/ $^\circ\text{C}$
Operating Temperature Range	T_A	0 to +75	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-55 to +125	$^\circ\text{C}$

CIRCUIT SCHEMATIC



MC1302P (continued)

ELECTRICAL CHARACTERISTICS -FOR EACH AMPLIFIER

($V^+ = +6$ Vdc, $V^- = -6$ Vdc, $T_A = 25^\circ\text{C}$ unless otherwise noted)


EQUALIZATION CHARACTERISTIC	RIAA	NAB	PREAMP							
TEST DIAGRAM										
EQUALIZATION CURVE										
Characteristic	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Unit
Voltage Gain § f = 1.0 kHz	39	40	41	29	30	31	56	59	61	dB
Output Swing* f = 10 kHz	1.0	1.5	-	1.0	1.1	-	1.0	1.7	-	Vrms
Signal to Noise Ratio e _{out} = 1.0 Vrms	46	48	-	46	52	-	46	52	-	dB
Total Harmonic Distortion f = 1.0 kHz, e _{in} = 1.0 Vrms	-	0.6	0.8	-	0.25	0.3	-	0.6	0.8	%
Channel Separation f = 1.0 kHz	50	63	-	50	72	-	50	64	-	dB
f = 10 kHz	45	54	-	50	65	-	45	54	-	dB

§ Voltage gain depends upon percent tolerance of feedback impedance ratio (components used were ± 5%).

* For linear operation the Output Voltage Swing should be less than 1.1 Vrms.

MC1433

OPERATIONAL AMPLIFIER



CASE 71 SUFFIX G

Pin 4 connected to case

Monolithic operational amplifier designed for use as a summing amplifier, integrator, or amplifier with operating characteristics as a function of the external feedback components.





CASE 72 SUFFIX "F" (TO-91)

PIN CONNECTIONS										
Schematic	A	B	C	D	E	F	G	H	J	K
"G" Package	1	2	3	4	5	6	7	8	9	10
"F" Package	10	1	2	3	4	5	6	7	8	9

MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Power Supply Voltage	V_+ V_-	+18 -18	Vdc
Differential Input Signal	V_{in}	± 10	Volts
Common Mode Input Swing	CMV_{in}	$\pm V_+$	Volts
Load Current	I_L	10	mA
Output Short Circuit Duration	I_S	1.0	s
Power Dissipation (Package Limitation)	P_D		
Metal Can		680	mW
Derate above $T_A = 25^\circ\text{C}$		4.6	mW/ $^\circ\text{C}$
Flat Package		500	mW
Derate above $T_A = 25^\circ\text{C}$		3.3	mW/ $^\circ\text{C}$
Operating Temperature Range*	T_A	0 to +75	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-65 to +150	$^\circ\text{C}$

*For full temperature range (-55 $^\circ\text{C}$ to +125 $^\circ\text{C}$) and characteristic curves, see MC1533 data sheet.



MC1433 (continued)

ELECTRICAL CHARACTERISTICS ($V^+ = +15$ Vdc, $V^- = -15$ Vdc, $T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic Definitions ^①	Characteristic	Symbol	Min	Typ	Max	Unit
	Open Loop Voltage Gain (V @ Pin G = +15 Vdc) (Pin G open) (V @ Pin G = +15 Vdc, $T_A = 0^\circ\text{C}$, $+75^\circ\text{C}$) (Pin G open, $T_A = 0^\circ\text{C}$, $+75^\circ\text{C}$)	A_{VOL}	30,000 10,000 20,000 5,000	60,000 30,000 50,000 25,000	- - - -	-
	Output Impedance (Pin G open, $f = 20$ Hz)	Z_{out}	-	100	150	Ω
	Input Impedance (Pin G open, $f = 20$ Hz)	Z_{in}	300	600	-	k Ω
	Output Voltage Swing ($R_L = 10$ k Ω) ($R_L = 2$ k Ω)	V_{out}	± 12 ± 10	± 13 ± 12	- -	V _{peak}
	Input Common Mode Voltage Swing	CMV_{in}	± 8	± 9	-	V _{peak}
	Common Mode Rejection Ratio (V @ Pin G = +15 Vdc) (Pin G open)	CM_{rej}	80 70	100 94	- -	dB
	Input Bias Current $(I_b = \frac{I_1 + I_2}{2})$ ($T_A = +25^\circ\text{C}$) $(I_b = \frac{I_1 + I_2}{2})$ ($T_A = 0^\circ\text{C}$)	I_b	-	0.5 -	2.0 4.0	μA
	Input Offset Current ($I_{io} = I_1 - I_2$) ($T_A = 0^\circ\text{C}$) ($I_{io} = I_1 - I_2$) ($T_A = +75^\circ\text{C}$)	I_{io}	-	0.1 -	0.50 0.75	μA
	Input Offset Voltage ^② ($T_A = 25^\circ\text{C}$) ($T_A = 0^\circ\text{C}$, $+75^\circ\text{C}$)	V_{io}	-	1.0 -	7.5 10.0	mV
	Step Response { Gain = 100, 15% overshoot, $R_1 = 1$ k Ω , $R_2 = 100$ k Ω , $R_3 = 100$ Ω , $C_1 = 0.02$ μF } { Gain = 10, no overshoot, $R_1 = 1$ k Ω , $R_2 = 10$ k Ω , $R_3 = 10$ Ω , $C_1 = 0.05$ μF } { Gain = 1, 20% overshoot, $R_1 = 10$ k Ω , $R_2 = 10$ k Ω , $R_3 = 5$ Ω , $C_1 = 0.1$ μF }	t_f t_{pd} dV_{out}/dt ^③ t_f t_{pd} dV_{out}/dt ^③ t_f t_{pd} dV_{out}/dt ^③	-	0.15 0.06 11.0	- - -	μs μs V/ μs μs μs V/ μs
	Average Temperature Coefficient of Input Offset Voltage ($T_A = 0^\circ\text{C}$ to $+25^\circ\text{C}$) ($T_A = +25^\circ\text{C}$ to $+75^\circ\text{C}$)	$TC_{V_{io}}$	-	10 8	- -	$\mu\text{V}/^\circ\text{C}$
	Average Temperature Coefficient of Input Offset Current ($T_A = 0^\circ\text{C}$ to $+25^\circ\text{C}$) ($T_A = +25^\circ\text{C}$ to $+75^\circ\text{C}$)	$TC_{I_{io}}$	-	0.1 0.05	- -	nA/ $^\circ\text{C}$
	DC Power Dissipation (Power Supply = ± 15 V, $V_{out} = 0$)	P_D	-	125	240	mW
	Positive Supply Sensitivity (V^- constant)	S^+	-	50	200	$\mu\text{V}/\text{V}$
	Negative Supply Sensitivity (V^+ constant)	S^-	-	50	200	$\mu\text{V}/\text{V}$

① All definitions imply linear operation


② Input offset voltage (V_{io}) may be adjusted to zero by varying the potential on pin H

③ dV_{out}/dt = Slew Rate

MC1529G

MC1429G

DIFFERENTIAL AMPLIFIERS



NPN MONOLITHIC
ALL DIFFUSED



CASE 71



Darlington input differential amplifiers designed for high-gain applications. Features built-in temperature compensated current source for excellent temperature stability.

Pin 7 electrically connected to can

MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ unless otherwise noted)











Rating	Symbol	Value	Unit
Power Supply Voltage	V	+14	Vdc
Power Supply Voltage	V	-14	Vdc
Differential Input Signal	V_{in}	± 5	Vdc
Operating Temperature Range MC1529G MC1429G	T_A	-55 to 125 0 to 75	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-65 to 150	$^\circ\text{C}$
Power Dissipation (Package Limitation) Derate above $T_A = 25^\circ\text{C}$)	P_D	680 4.6	mW mW/ $^\circ\text{C}$

CIRCUIT SCHEMATICS



MC1529G/MC1429G (continued)


ELECTRICAL CHARACTERISTICS ($V_{+} = +12\text{Vdc}$; $V_{-} = -12\text{Vdc}$; $V_i = 0\text{Vdc}$; $T_A = 25^{\circ}\text{C}$ unless otherwise noted)
Connect pin 4 to pin 6 and pin 5 to pin 7 for all tests.

Characteristic Definitions*	Characteristic	Symbol	Min	Typ	Max	Unit
 $A_{dd} = \frac{e_{out}}{e_{in}}$	Differential Voltage Gain MC1529G MC1429G	A_{dd}	50 34	75 —	110 41	V/V dB V/V dB
 $A_V = \frac{e_{out}}{e_{in}}$	Single Ended Voltage Gain MC1529G MC1429G	A_V	25 28	— —	55 35	V/V dB V/V dB
	Output Voltage, Common Mode MC1529G MC1429G	$V_{O(CM)}$	6.5 5.5	7.0 7.0	8.5 8.5	Vdc
	Maximum Output Swing Both Types	V_O	5.8	—	—	V(p-p)
	Input Offset Voltage MC1529G MC1429G	V_{io}	— —	— —	9.0 12.0	mVdc
 $I_{io} = I_3 - I_9$	Input Offset Current MC1529G MC1429G	I_{io}	— —	— —	2.0 3.0	μAdc
 $I_b = \frac{I_3 + I_9}{2}$	Input Bias Current MC1529G MC1429G	I_{in}	— —	— —	4.0 4.0	μAdc
 $CM_{Rej} = +20 \log \frac{e_{out}}{e_{in}}$	Common Mode Rejection Both Types	CM_{Rej}	70	—	—	dB
	Bandwidth MC1529G MC1429G	BW	200 150	300 250	— —	kHz
	Differential Input Impedance MC1529G MC1429G Single Ended Output Impedance MC1529G MC1429G	Z_{in} Z_{out}	40 30 — —	— — — —	— — 12 15	k Ω k Ω

*All definitions imply linear operation.

BIASING ARRANGEMENT

In the emitter of the current source transistor of each of the differential amplifiers, there are four resistors of different values which may be connected in seven ways. The resultant effective resistance in conjunction with a given V_{EE} makes provision for different current levels. For convenience, the seven methods together with their effective resistances are tabulated below.



* Pin 7 is connected to the substrate and must be connected to the V_{EE} supply for proper circuit operation.

METHOD	1	2	3	4	5	6	7
PIN CONNECTIONS	4-7	4-6, 5-7	4-5, 6-7	4-6	4-5	5-6	4,5,6 OPEN
EFFECTIVE RESISTANCE	1.4 k	3.37 k	7.0 k	12.6 k	18.2 k	16.8 k	22.4 k

MC1529G/MC1429G (continued)

EFFECT OF TEMPERATURE ON CHARACTERISTICS

FIGURE 1 — DIFFERENTIAL MODE GAIN




FIGURE 2 — OUTPUT VOLTAGE-COMMON MODE




FIGURE 3 — INPUT OFFSET VOLTAGE




FIGURE 4 — INPUT OFFSET CURRENT




FIGURE 5 — COMMON MODE REJECTION





FIGURE 6 — INPUT CURRENT



MC1552G

MC1553G

VIDEO AMPLIFIER



CASE 71

Pin 6 connected to case

Monolithic video amplifier, a three-stage, direct-coupled, common-emitter cascade incorporating series-series feedback to achieve stable voltage gain, low distortion, and wide bandwidth. Employs a temperature-compensated dc feedback loop to stabilize the operating point and a current-biased emitter follower output. Intended for use as either a wide-band linear amplifier or as a fast rise pulse amplifier.

MAXIMUM RATINGS (T_A = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Power Supply Voltage, Pin 9	V ⁺	9	Vdc
Input Voltage, Pin 1 to Pin 2 (R _S = 500 ohms)	V _{in}	1.0	V(RMS)
Power Dissipation (Package Limitation) Derate above 25°C	P _D	680 4.6	mW mW/°C
Operating Temperature Range	T _A	-55 to +125	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C

CIRCUIT SCHEMATICS




FIGURE 1 — MC1552 (LOW GAIN)




FIGURE 2 — MC1553 (HIGH GAIN)



MC1552G, MC1553G (continued)

ELECTRICAL CHARACTERISTICS ($V^+ = +6$ Vdc, $T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Fig. No.	Gain Option	Symbol	Min	Typ	Max	Unit
Voltage Gain	MC1552	50	V_{out}/V_{in}	44	50	56	—
		100		87	100	113	
		200		175	200	225	
	MC1553	400		350	400	450	
Voltage Gain Variation ($T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$)	3	All	—	—	± 0.2	—	dB
Bandwidth	MC1552	50	BW	21	40	—	MHz
		100		17	35		
		200		17	35		
	MC1553	400		7.5	15	—	
Input Impedance ($f = 100$ kHz, $R_L = 1$ k Ω)	—	All	$ Z_{in} $	7	10	—	k Ω
Output Impedance ($f = 100$ kHz, $R_S = 50$ Ω)	—	All	$ Z_{out} $	—	16	50	Ω
DC Output Voltage	3	All	V_{out} (dc)	2.5	2.8	3.2	Vdc
DC Output Voltage Variation ($T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$)	3	All	ΔV_{out} (dc)	—	± 0.05	—	Vdc
Output Voltage Swing ($Z_L \geq 1$ k Ω , $V_{in} = 100$ mV rms)	3	All	V_{out}	3.6	4.2	—	Vp-p
Power Dissipation	—	All	P_D	—	75	120	mW
Delay Time	MC1552	50	t_d	—	6	—	ns
		100		—	9		
		200		—	10		
	MC1553	400		—	25	—	
Rise Time	MC1552	50	t_r	—	9	16	ns
		100		—	12		
		200		—	11		
	MC1553	400		—	30	45	
Overshoot	3, 4	All	$(V_{os}/V_p) \cdot 100$	—	5	—	%
Noise Figure ($R_S = 400$ Ω , $f_o = 30$ MHz, BW = 3 MHz)	—	All	NF	—	5	—	dB
Total Harmonic Distortion ($V_{out} = 2$ Vp-p, $f = 200$ kHz, $R_L = 1$ k Ω)	—	All	—	—	0.2	—	%

*To obtain the voltage-gain characteristic desired, use the following pin connections:

Type	Voltage Gain	Pin Connections
MC1552	50	Pin 3 Open
	100	Ground Pin 3
MC1553	200	Connect Pin 3 to Pin 4
	400	Pins 3 and 4 Open



NOTES

1. Ground Pin 6 as close to can as possible to minimize overshoot. Best results by directly grounding can.
2. If large input and output coupling capacitors are used, place shield between them to avoid input-output coupling.
3. A high-frequency capacitor must always be used to bypass the power supply. This capacitor should be as close to the circuit as possible.
4. Voltage gain can be adjusted to any value between 50 and 3000 by connecting an external resistor from Pin 4 to ground on MC1552, or from Pin 3 to ground on MC1553, as shown in

Figure 8. Under these conditions, the following equations must be used to determine C_1 and C_2 rather than the circuits shown in Figure 5.

$$\text{Fig. 5b } C_1 = \frac{1}{2\pi f_c (1.7 \times 10^4)} \text{ Farads; } C_2 = \frac{1}{8 C_1 (V_{out}/V_{in})} \text{ Farads}$$

$$\text{Fig. 5c } C_1 = \frac{V_{out}/V_{in}}{2\pi f_c (1.5 \times 10^4)} \text{ Farads}$$

$$\text{Fig. 5d } C_2 = \frac{V_{out}/V_{in}}{2\pi f_c (3 \times 10^3)} \text{ Farads}$$

MC1552G, MC1553G (continued)

TYPICAL CHARACTERISTICS

$T_A = 25^\circ\text{C}$

FIGURE 5a — FREQUENCY RESPONSE






FIGURE 6 — VOLTAGE GAIN versus FREQUENCY



TEST CIRCUITS FOR FREQUENCY RESPONSE


FIGURE 5b — CAPACITIVE COUPLED INPUT ($R_s < 5k\Omega$)



Curve No.	C_1 (μF)	C_2 (μF)
1A	0.1	250
1B	0.1	150
1C	0.1	70
1D	0.1	40


Curve No.	C_1 (μF)	C_2 (μF)
2A	0.01	30
2B	0.01	18
2C	0.01	8.0
2D	0.01	4.0
3A	1000	3.0
3B	1000	1.8
3C	1000	0.8
3D	1000	0.4
4A	100	0.3
4B	100	0.18
4C	100	0.08
4D	100	0.04

FIGURE 5c — CAPACITIVE COUPLED INPUT ($R_s < 500\Omega$)



Curve No.	C_1 (μF)	Curve No.	C_1 (μF)
1A	20	3A	0.4
1B	10	3B	0.2
1C	7.0	3C	0.1
1D	3.0	3D	0.06
2A	3.0	4A	0.04
2B	1.0	4B	0.02
2C	0.8	4C	0.01
2D	0.5	4D	0.007

FIGURE 5d — TRANSFORMER COUPLED INPUT



Curve No.	C_2 (μF)	Curve No.	C_2 (μF)
1A	200	3A	2.0
1B	100	3B	1.0
1C	70	3C	0.7
1D	30	3D	0.3
2A	20	4A	0.2
2B	10	4B	0.1
2C	7.0	4C	0.07
2D	3.0	4D	0.03

FIGURE 7 — MAXIMUM NEGATIVE SWING SLEW RATE versus LOAD CAPACITANCE





FIGURE 8 — VOLTAGE GAIN ADJUSTMENT BY USE OF EXTERNAL RESISTOR



MC1552G, MC1553G (continued)

INPUT ADMITTANCE

$V^- = 6 \text{ Vdc}, R_L = 1 \text{ k}\Omega, T_A = 25^\circ\text{C}$

FIGURE 9 — GAIN = 50




FIGURE 10 — GAIN = 100




FIGURE 11 — GAIN = 200




FIGURE 12 — GAIN = 400




FIGURE 13 — OUTPUT IMPEADANCE versus FREQUENCY






FIGURE 14 — BANDWIDTH versus SOURCE RESISTANCE



MC1554G

1-WATT POWER AMPLIFIER

CASE 71




Monolithic 1-watt power amplifier designed to amplify signals to 300 kHz with one watt delivered to a direct or capacitively coupled load.

Pin 7 Electrically Connected to Can

MAXIMUM RATINGS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Total Power Supply Voltage	$ V^+ + V^- $	18	Vdc
Peak Load Current	I_{out}	0.5	Amp
Audio Output Power	P_{out}	1.8	Watt
Power Dissipation (package limitation) $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	600	mW
		4.8	mW/ $^\circ\text{C}$
		1.8	Watts
		14.4	mW/ $^\circ\text{C}$
Operating Temperature Range	T_C	-55 to +125	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-55 to +150	$^\circ\text{C}$

CIRCUIT SCHEMATIC



MC1554G (continued)

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)
 Frequency compensation shown in Figures 2 and 3.

Characteristic Definitions	Characteristic	R_L (ohms)	Gain Option*	Symbol	Min	Typ	Max	Unit
	Output Power	16	-	P_{out}	1.0	1.1	-	Watt
	Power Dissipation (@ $P_{out} = 1.0\text{ W}$)	16	-	P_D	-	0.9	1.2	Watt
	Voltage Gain	16 16 16	10 18 38	A_V	6.0 - -	10 16 36	12 - -	V/V
	Input Impedance	-	10	Z_{in}	7.0	10	-	k Ω
	Output Impedance	-	10	Z_{out}	-	0.2	-	Ω
	Power Bandwidth (for $e_{out} < 5\% \text{ THD}$)	16 16 16	10 16 36		- - -	270 250 210	- - -	kHz
	Total Harmonic Distortion (for $e_{in} < 0.05\% \text{ THD}, f = 20 \text{ Hz to } 20 \text{ kHz}$)			THD				%
	$P_{out} = 1.0 \text{ Watt (sine wave)}$ $P_{out} = 0.1 \text{ Watt (sine wave)}$	16 16	10 10			- -	0.4 0.5	- -
	Zero Signal Current Drain	∞	-	I_D	-	11	15	mAdc
	Output Noise Voltage	16	10	V_N	-	0.3	-	mV RMS
	Output Quiescent Voltage (Split Supply Operation)	16	-	$V_{out}(dc)$	-	± 3.0	± 10.0	mVdc
	Positive Supply Sensitivity (V^- constant)	∞	-	S^+	-	-40	-	mV/V
	Negative Supply Sensitivity (V^+ constant)	∞	-	S^-	-	-40	-	mV/V

* To obtain the voltage gain characteristic desired, use the following pin connections:

Voltage Gain	Pin Connection
10	Pins 2 and 4 open, Pin 5 to ac ground
18	Pins 2 and 5 open, Pin 4 to ac ground
36	Pin 2 connected to Pin 5, Pin 4 to ac ground

TYPICAL CONNECTIONS

FIGURE 2 — SPLIT SUPPLY OPERATION
 VOLTAGE GAIN (A_V) = 10, $f_{LOW} \approx 25 \text{ Hz}$





FIGURE 3 — SINGLE SUPPLY OPERATION
 VOLTAGE GAIN (A_V) = 10, $f_{LOW} \approx 100 \text{ Hz}$



MC1554G (continued)

RECOMMENDED OPERATING CONDITIONS

In order to avoid local VHF instability, the following set of rules must be adhered to:

1. An R-C stabilizing network (0.1 μ F in series with 10 ohms) should be placed directly from pin 9 to ground, as shown in Figures 2 and 3, using short leads, to eliminate local VHF instability caused by lead inductance to the load.
2. Excessive lead inductance from the V+ supply to pin 10 can cause high frequency instability. To prevent this, the V+ by-pass capacitor should be connected with short leads from the V+ pin to ground. If this capacitor is remotely located a series R-C network (0.1 μ F and 10 ohms) should be used directly from pin 10 to ground as shown in Figures 2 and 3.

3. Lead lengths from the external components to pins 7, 9, and 10 of the package should be as short as possible to insure good VHF grounding for these points.

Due to the large bandwidth of the amplifier, coupling must be avoided between the output and input leads. This can be assured by either (a) use of short leads which are well isolated, (b) narrow banding the overall amplifier by placing a capacitor from pin 1 to ground to form a low pass filter in combination with the source impedance, or (c) use of a shielded input cable. In applications which require upper band-edge control the input low-pass filter is recommended.

TYPICAL CHARACTERISTICS

FIGURE 4 — MAXIMUM AVAILABLE OUTPUT POWER (SINE WAVE)




FIGURE 5 — MAXIMUM DEVICE DISSIPATION (SINE WAVE)




FIGURE 6 — TOTAL HARMONIC DISTORTION versus LOAD RESISTANCE





FIGURE 7 — TOTAL HARMONIC DISTORTION versus FREQUENCY



MC1554G (continued)

TYPICAL CHARACTERISTICS

FIGURE 8 — VOLTAGE GAIN versus TEMPERATURE




FIGURE 9 — OUTPUT VOLTAGE CHANGE




FIGURE 10 — VOLTAGE GAIN versus FREQUENCY (R_L = 16 OHMS)






FIGURE 11 — VOLTAGE GAIN versus FREQUENCY (R_L = ∞)



MC 1709

OPERATIONAL AMPLIFIER



CASE 96
SUFFIX G
TO-99

Lead 4 connected to case

Monolithic operational amplifier designed for use as a summing amplifier, integrator, or amplifier with operating characteristics as a function of the external feedback components.



CASE 72
SUFFIX F
(TO-91)



PIN CONNECTIONS

Schematic	A	B	C	D	E	F	G	H
"G" Package	1	2	3	4	5	6	7	8
"F" Package	2	3	4	5	6	7	8	9

MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Power Supply Voltage	V^+ V^-	+18 -18	Vdc Vdc
Differential Input Signal	V_{in}	± 5.0	Volts
Common Mode input Swing	CMV_{in}	$\pm V^+$	Volts
Load Current	I_L	10	mA
Output Short Circuit Duration	t_S	5.0	μ
Power Dissipation (Package Limitation)	P_D		
Metal Can		680	mW
Derate above $T_A = 25^\circ\text{C}$		4.6	mW/ $^\circ\text{C}$
Flat Package		500	mW
Derate above $T_A = 25^\circ\text{C}$		3.3	mW/ $^\circ\text{C}$
Operating Temperature Range	T_A	-55 to +125	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-85 to +150	$^\circ\text{C}$

CIRCUIT SCHEMATICS



MC1709 (continued)

ELECTRICAL CHARACTERISTICS ($V^+ = +15$ Vdc, $V^- = -15$ Vdc, $T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic Definitions ①	Characteristic	Symbol	Min	Typ	Max	Unit	
	Open Loop Voltage Gain ($V_{out} = +10$ V, $T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$)	A_{VOL}	25,000	45,000	70,000	-	
	Output Impedance ($f = 20$ Hz)	Z_{out}	-	150	-	Ω	
	Input Impedance ($f = 20$ Hz)	Z_{in}	150	400	-	$k\Omega$	
	Output Voltage Swing ($R_L = 10$ $k\Omega$) ($R_L = 2$ $k\Omega$)	V_{out}	± 12 ± 10	± 14 -	-	V_{peak}	
	Input Common Mode Voltage Swing	CMV_{in}	± 8	± 10	-	V_{peak}	
	Common Mode Rejection Ratio	CM_{rej}	70	90	-	dB	
		Input Bias Current $\left(I_b = \frac{I_1 + I_2}{2} \right)$ ($T_A = +25^\circ\text{C}$) $\left(I_b = \frac{I_1 - I_2}{2} \right)$ ($T_A = -55^\circ\text{C}$)	I_b	-	0.2 0.5	0.5 1.5	μA
	Input Offset Current $I_{io} = I_1 - I_2$ ($I_{io} = I_1 - I_2$, $T_A = -55^\circ\text{C}$) ($I_{io} = I_1 - I_2$, $T_A = +125^\circ\text{C}$)	I_{io}	-	0.05 -	0.2 0.5	μA	
		Input Offset Voltage ($T_A = 25^\circ\text{C}$) ($T_A = -55^\circ\text{C}$ to 125°C)	V_{io}	-	1.0 -	5.0 6.0	mV
	Step Response { Gain = 100, 5% overshoot, $R_1 = 1$ $k\Omega$, $R_2 = 100$ $k\Omega$, $R_3 = 1.5$ $k\Omega$, $C_1 = 100$ pF, $C_2 = 3$ pF } { Gain = 10, 10% overshoot, $R_1 = 1$ $k\Omega$, $R_2 = 10$ $k\Omega$, $R_3 = 1.5$ $k\Omega$, $C_1 = 500$ pF, $C_2 = 20$ pF } { Gain = 1, 5% overshoot, $R_1 = 10$ $k\Omega$, $R_2 = 10$ $k\Omega$, $R_3 = 1.5$ $k\Omega$, $C_1 = 5000$ pF, $C_2 = 200$ pF }	t_f $\frac{dV_{out}}{dt}$ ②	-	0.8 0.38 12.0	- - -	μs μs $\text{V}/\mu\text{s}$	
	Average Temperature Coefficient of Input Offset Voltage ($R_S = 50$ Ω , $T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$) ($R_S \leq 10$ $k\Omega$, $T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$)	$TC_{V_{io}}$	-	3.0 6.0	- -	- -	$\mu\text{V}/^\circ\text{C}$
	DC Power Dissipation (Power Supply = ± 15 V, $V_{out} = 0$)	P_D	-	80	165	-	mW
	Positive Supply Sensitivity (V^- constant)	S^+	-	25	150	$\mu\text{V}/\text{V}$	
	Negative Supply Sensitivity (V^+ constant)	S^-	-	25	150	$\mu\text{V}/\text{V}$	

① All definitions imply linear operation

② $\frac{dV_{out}}{dt}$ = Slew Rate

MC1709 (continued)

TYPICAL OUTPUT CHARACTERISTICS

FIGURE 1 — TEST CIRCUIT

$V^+ = +15$ Vdc, $V^- = -15$ Vdc, $T_A = 25^\circ\text{C}$




Fig. No.	Curve No.	Test Conditions				
		R_1 (Ω)	R_2 (Ω)	R_3 (Ω)	C_1 (pF)	C_2 (pF)
2	1	10 k	10 k	1.5 k	5 k	200
	2	10 k	100 k	1.5 k	500	20
	3	10 k	1M	1.5 k	100	3
	4	1 k	1M	0	10	3
3	1	1 k	1M	0	10	3
	2	10 k	1M	1.5 k	100	3
	3	10 k	100 k	1.5 k	500	20
	4	10 k	10 k	1.5 k	5 k	200
4	1	0	∞	1.5 k	5 k	200
	2	0	∞	1.5 k	500	20
	3	0	∞	1.5 k	100	3
	4	0	∞	0	10	3

FIGURE 2 — LARGE SIGNAL SWING versus FREQUENCY




FIGURE 3 — VOLTAGE GAIN versus FREQUENCY





FIGURE 4 — OPEN LOOP VOLTAGE GAIN versus FREQUENCY



MC1709 (continued)

FIGURE 5 — POWER DISSIPATION versus POWER SUPPLY VOLTAGE




FIGURE 6 — VOLTAGE GAIN versus POWER SUPPLY VOLTAGE




FIGURE 7 — COMMON SWING versus POWER SUPPLY VOLTAGE




FIGURE 8 — INPUT OFFSET VOLTAGE versus TEMPERATURE





FIGURE 9 — INPUT NOISE VOLTAGE versus SOURCE RESISTANCE




MC1709C



(TO-99)
CASE 71
SUFFIX "G"

Lead 4 connected to case



(TO-91)
CASE 72
SUFFIX "F"



Monolithic operational amplifier designed for use as a summing amplifier, integrator, or amplifier with operating characteristics as a function of the external feedback components.

MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Power Supply Voltage	V^+ V^-	+18 -18	Vdc
Differential Input Signal	V_{in}	± 5.0	Volts
Common Mode Input Swing	CMV_{in}	$\pm V^+$	Volts
Load Current	I_L	10	mA
Output Short Circuit Duration	I_S	5.0	s
Power Dissipation (Package Limitation)	P_D		
Metal Can		680	mW
Derate above $T_A = 25^\circ\text{C}$		4.6	mW/ $^\circ\text{C}$
Flat Package		500	mW
Derate above $T_A = 25^\circ\text{C}$		3.3	mW/ $^\circ\text{C}$
Operating Temperature Range*	T_A	0 to +75	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-65 to +150	$^\circ\text{C}$









*For full temperature range (-55°C to $+125^\circ\text{C}$) and characteristic curves, see MC1709 data sheet.

CIRCUIT SCHEMATICS



MC1709C (continued)

ELECTRICAL CHARACTERISTICS ($V^+ = +15$ Vdc, $V^- = -15$ Vdc, $T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic Definitions (linear operation)	Characteristic	Symbol	Min	Typ	Max	Unit
 $A_{VOL} = \frac{e_{out}}{e_{in}}$	Open Loop Voltage Gain ($R_L = 2$ k Ω , $V_{out} = \pm 10$ V, $T_A = 0^\circ\text{C}$ to $+75^\circ\text{C}$)	A_{VOL}	15,000	45,000	-	-
	Output Impedance ($f = 20$ Hz)	Z_{out}	-	150	-	Ω
	Input Impedance ($f = 20$ Hz)	Z_{in}	50	250	-	k Ω
	Output Voltage Swing ($R_L = 10$ k Ω) ($R_L = 2$ k Ω)	V_{out}	± 12 ± 10	± 14 ± 13	-	V _{peak}
 $CMV_{in} = A_{VCM} - A_{VOL}$	Input Common Mode Voltage Swing	CMV_{in}	± 8.0	± 10	-	V _{peak}
	Common Mode Rejection Ratio	CM_{rej}	65	90	-	dB
	Input Bias Current ($I_b = \frac{I_1 + I_2}{2}$) ($T_A = +25^\circ\text{C}$) ($T_A = 0^\circ\text{C}$)	I_b	-	0.3	1.5	μA
			-	-	2.0	
	Input Offset Current ($I_{io} = I_1 - I_2$) ($T_A = 0^\circ\text{C}$) ($I_{io} = I_1 - I_2$, $T_A = +75^\circ\text{C}$)	I_{io}	-	0.1	0.5	μA
			-	-	0.75	
			-	-	0.75	
	Input Offset Voltage ($T_A = 25^\circ\text{C}$) ($T_A = 0^\circ\text{C}$, $+75^\circ\text{C}$)	V_{io}	-	2.0	7.5	mV
			-	-	10	
	Step Response { Gain = 100, 5% overshoot, $R_1 = 1$ k Ω , $R_2 = 100$ k Ω , $R_3 = 1.5$ k Ω , $C_1 = 100$ pF, $C_2 = 3$ pF } { Gain = 10, 10% overshoot, $R_1 = 1$ k Ω , $R_2 = 10$ k Ω , $R_3 = 1.5$ k Ω , $C_1 = 500$ pF, $C_2 = 20$ pF } { Gain = 1, 5% overshoot, $R_1 = 10$ k Ω , $R_2 = 10$ k Ω , $R_3 = 1.5$ k Ω , $C_1 = 5000$ pF, $C_2 = 200$ pF }	t_{pd} t_f dV_{out}/dt	-	0.8 0.38 12	-	μs μs V/ μs
			-	0.6 0.34 1.7	-	μs μs V/ μs
			-	2.2 1.3 0.25	-	μs μs V/ μs
			-	-	-	
	Average Temperature Coefficient of Input Offset Voltage ($R_L = 50$ Ω , $T_A = 0^\circ\text{C}$ to $+75^\circ\text{C}$) ($R_L \leq 10$ k Ω , $T_A = 0^\circ\text{C}$ to $+75^\circ\text{C}$)	$TC_{V_{io}}$	-	3.0 6.0	-	$\mu\text{V}/^\circ\text{C}$
	DC Power Dissipation (Power Supply = ± 15 V, $V_{out} = 0$)	P_D	-	80	200	mW
 $S = \frac{\Delta V_{out}}{\Delta V_1 (A_{VOL})}$	Positive Supply Sensitivity (V^- constant)	S^+	-	25	200	$\mu\text{V}/\text{V}$
	Negative Supply Sensitivity (V^+ constant)	S^-	-	25	200	$\mu\text{V}/\text{V}$

① dV_{out}/dt = Slew Rate

MC1710

DIFFERENTIAL VOLTAGE COMPARATOR



CASE 96
(TO-99)
SUFFIX G

Lead 4 connected to case

Monolithic differential voltage comparator designed for use in level detection, low-level sensing, and memory applications.



CASE 72
(TO-91)
SUFFIX F



PIN CONNECTIONS

Schematic	A	B	C	D	E	F
"G" Package	1	2	3	4	7	8
"F" Package	1	2	3	5	6	8

MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Power Supply Voltage	V^+ V^-	+ 14 - 7.0	Vdc Vdc
Differential Input Signal	V_{in}	± 5.0	Volts
Common Mode Input Swing	CMV_{in}	± 7.0	Volts
Peak Load Current	I_L	10	mA
Power Dissipation (package limitation)	P_D		
Metal Can Derate above $T_A = 25^\circ\text{C}$		680 4.6	mW mW/ $^\circ\text{C}$
Flat Package Derate above $T_A = 25^\circ\text{C}$		500 3.3	mW mW/ $^\circ\text{C}$
Operating Temperature Range	T_J	-55 to +125	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-65 to +150	$^\circ\text{C}$

CIRCUIT SCHEMATICS



MC1710 (continued)

ELECTRICAL CHARACTERISTICS ($V^+ = +12$ Vdc, $V^- = -6$ Vdc, $T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic Definitions	Characteristic	Symbol	Min	Typ	Max	Unit
	Input Offset Voltage $V_{out} = 1.4$ Vdc, $T_A = 25^\circ\text{C}$ $V_{out} = 1.8$ Vdc, $T_A = -55^\circ\text{C}$ $V_{out} = 1.0$ Vdc, $T_A = +125^\circ\text{C}$	V_{io}	-	2.0	5.0	mVdc
	Temperature Coefficient of Input Offset Voltage	$TC_{V_{io}}$	-	5.0	-	$\mu\text{V}/^\circ\text{C}$
	Input Offset Current $V_{out} = 1.4$ Vdc, $T_A = 25^\circ\text{C}$ $V_{out} = 1.8$ Vdc, $T_A = -55^\circ\text{C}$ $V_{out} = 1.0$ Vdc, $T_A = +125^\circ\text{C}$	I_{io}	-	1.0	10	μA dc
	Input Bias Current $V_{out} = 1.4$ Vdc, $T_A = 25^\circ\text{C}$ $V_{out} = 1.6$ Vdc, $T_A = -55^\circ\text{C}$ $V_{out} = 1.0$ Vdc, $T_A = +125^\circ\text{C}$	I_b	-	12	75	μA dc
	Voltage Gain $T_A = 25^\circ\text{C}$ $T_A = -55$ to $+125^\circ\text{C}$	A_{VOL}	750	1700	-	V/V
	Output Resistance	R_{out}	-	200	-	ohms
	Differential Voltage Range	V_{in}	± 5.0	-	-	Vdc
	Positive Output Voltage $V_{in} \geq 15$ mVdc, $0 \leq I_o \leq 0.5$ mA	V_{OH}	2.5	3.2	4.0	Vdc
	Negative Output Voltage $V_{in} \geq -15$ mVdc	V_{OL}	-1.0	-0.5	0	Vdc
	Output Sink Current $V_{in} \geq -15$ mV, $V_{out} \geq 0$	I_s	1.6	2.5	-	mAdc
	Input Common Mode Range $V^- = -7$ Vdc	CMV_{in}	± 5.0	-	-	Volts
	Response Time For Positive and Negative Going Input Pulse	t_R	-	40	-	ns
	Power Supply Current $V_{out} \leq 0$ Vdc	I_{D+} I_{D-}	-	6.4	-	mAdc
	Power Consumption TO-99 Metal Can TO-91 Flat Package		-	115	175	mW

MC1710 (continued)

TYPICAL CHARACTERISTICS

FIGURE 1 — VOLTAGE TRANSFER CHARACTERISTICS




FIGURE 2 — INPUT OFFSET VOLTAGE versus TEMPERATURE




FIGURE 3 — INPUT OFFSET CURRENT versus TEMPERATURE





FIGURE 4 — INPUT BIAS CURRENT versus TEMPERATURE



MC1710 (continued)

TYPICAL CHARACTERISTICS

FIGURE 5 — GAIN VARIATION WITH POWER SUPPLY VOLTAGE




FIGURE 6 — VOLTAGE GAIN versus TEMPERATURE




FIGURE 7 — RESPONSE TIME





FIGURE 8 — POWER DISSIPATION versus TEMPERATURE





HARDWARE

MK30
MK35



MK-30

MK-35

POWER TRANSISTOR MOUNTING KITS

Mounting kits, types MK-30 and MK-35, provide the necessary hardware to properly mount the TO-36 case (standard industry-type power transistors) to the chassis. With these kits, power transistors can be electrically insulated from the heat sink chassis, while maintaining complete heat transfer characteristics.

MK-30 Designed for use in applications requiring 30 Amps or less with solder connection to the transistor leads.

MK-35 Designed for use in applications requiring greater than 30 Amps with solderless connection to the transistor leads.


To obtain maximum contact area between case and heat sink for better heat transfer, it is recommended that the transistor first be mounted on the heat sink or chassis. Then, for maximum wire-to transistor lead strength and high-current capacity, the solderless connectors provided are crimped to the transistor leads and heavy wire. The wires may be soldered directly to the leads if strength and high currents (approximately 50 Amps) are not the primary considerations. (Solderless connector tools are available from the Thomas and Betts Co., Elizabeth, N. J. Possible wire types: AWG #12 regular strand (65 x 30) or #10 solid-tinned copper wire.)

These new mounting kits are individually packaged in a convenient polyethylene container.

MK-30, MK-35 (continued)

MK-30
15 AND 30
AMP UNITS

MK-35
60 AMP UNITS



NOTE: The surface to which the transistor is mounted must be smooth, flat and free of burrs or irregularities which may damage insulation or prevent intimate contact with the transistor mounting base.


Typical thermal characteristics for mica insulators are given in the table below. (Figures may vary with mounting torque applied. Do not over stress.)

KIT TYPE	INSULATING WASHER	MAXIMUM THERMAL RESISTANCE (*C/Watt)	
		Dry	With DC4*
—	No Insulator	.20	.10
MK-30	Mica	.80	.40
MK-35	Mica	.80	.40


*DC4 is Dow Corning No. 4 Silicone Lubricant.

OUTLINE DIMENSIONS


MK-30 / MK-35




MICA INSULATOR
14B52600F06




MICA WASHER
14B52600F01



NYLON INSULATING BUSHING
43B51547F01




HEX NUT
(Cadmium Plated)
02B51568F13



METAL WASHER
(Cadmium Plated)
04B51567F17


NOTE: All Dimensions Nominal

MK-30 ONLY




SOLDER TERMINAL
(Tin Dipped)
29B52595F13

MK-35 ONLY



SOLDERLESS CONNECTOR
10M52014A



SOLDER TERMINAL
(Cadmium Plated)
29B52595F09